{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:48:01Z","timestamp":1772164081644,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,4,4]],"date-time":"2017-04-04T00:00:00Z","timestamp":1491264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1320074 and I\/UCRC-1439722"],"award-info":[{"award-number":["CCF-1320074 and I\/UCRC-1439722"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,4,4]]},"DOI":"10.1145\/3037697.3037701","type":"proceedings-article","created":{"date-parts":[[2017,4,5]],"date-time":"2017-04-05T08:47:40Z","timestamp":1491382060000},"page":"737-749","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["Kill the Program Counter"],"prefix":"10.1145","author":[{"given":"Jinchun","family":"Kim","sequence":"first","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}]},{"given":"Elvira","family":"Teran","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}]},{"given":"Paul V.","family":"Gratz","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}]},{"given":"Daniel A.","family":"Jim\u00e9nez","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}]},{"given":"Seth H.","family":"Pugsley","sequence":"additional","affiliation":[{"name":"Intel Labs, Hillsboro, OR, USA"}]},{"given":"Chris","family":"Wilkerson","sequence":"additional","affiliation":[{"name":"Intel Labs, Hillsboro, OR, USA"}]}],"member":"320","published-online":{"date-parts":[[2017,4,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Performance Evaluation Corporation CPU2006 Benchmark Suite. http:\/\/www.spec.org\/cpu2006\/.","author":"Standard","unstructured":"Standard Performance Evaluation Corporation CPU2006 Benchmark Suite. http:\/\/www.spec.org\/cpu2006\/. Standard Performance Evaluation Corporation CPU2006 Benchmark Suite. http:\/\/www.spec.org\/cpu2006\/."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/2567709.2502606"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620802"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2543697"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"issue":"4","key":"e_1_3_2_1_8_1","first-page":"19","volume":"5","author":"Harper F. M.","year":"2016","unstructured":"F. M. Harper and J. A. Konstan . The movielens datasets: History and context. ACM Transactions on Interactive Intelligent Systems (TiiS) , 5 ( 4 ): 19 , 2016 . F. M. Harper and J. A. Konstan. The movielens datasets: History and context. ACM Transactions on Interactive Intelligent Systems (TiiS), 5 (4): 19, 2016.","journal-title":"The movielens datasets: History and context. ACM Transactions on Interactive Intelligent Systems (TiiS)"},{"key":"e_1_3_2_1_9_1","volume-title":"Intel Software Network","author":"Hegde R.","year":"2008","unstructured":"R. Hegde . Optimizing application performance on intel core microarchitecture using hardware-implemented prefetchers . Intel Software Network , 2008 . R. Hegde. Optimizing application performance on intel core microarchitecture using hardware-implemented prefetchers. Intel Software Network, 2008."},{"key":"e_1_3_2_1_10_1","first-page":"1","volume":"13","author":"Ishii Y.","year":"2011","unstructured":"Y. Ishii , M. Inaba , and K. Hiraki . Access map pattern matching for high performance data cache prefetch. Journal of Instruction-Level Parallelism , 13 : 1 -- 24 , 2011 . Y. Ishii, M. Inaba, and K. Hiraki. Access map pattern matching for high performance data cache prefetch. Journal of Instruction-Level Parallelism, 13: 1--24, 2011.","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304614"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001146"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454145"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540733"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.29"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"e_1_3_2_1_18_1","first-page":"452","volume-title":"Proceedings of the 20th Internatial Symposiym on High Performance Computer Architecture (HPCA)","author":"Khan S.","year":"2014","unstructured":"S. Khan , A. R. Alameldeen , C. Wilkerson , O. Mutlu , and D. A. Jim\u00e9nez . Improving cache performance by exploiting read-write disparity . In Proceedings of the 20th Internatial Symposiym on High Performance Computer Architecture (HPCA) , pages 452 -- 463 . IEEE, 2014 . S. Khan, A. R. Alameldeen, C. Wilkerson, O. Mutlu, and D. A. Jim\u00e9nez. Improving cache performance by exploiting read-write disparity. In Proceedings of the 20th Internatial Symposiym on High Performance Computer Architecture (HPCA), pages 452--463. IEEE, 2014."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783763"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2742854.2747283"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446087"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"key":"e_1_3_2_1_25_1","volume-title":"The 2nd Data Prefetching Championship (DPC-2)","author":"Pugsley S. H.","unstructured":"S. H. Pugsley , A. R. Alameldeen , C. Wilkerson , and H. Kim . The 2nd Data Prefetching Championship (DPC-2) . http:\/\/comparch-conf.gatech.edu\/dpc2\/. S. H. Pugsley, A. R. Alameldeen, C. Wilkerson, and H. Kim. The 2nd Data Prefetching Championship (DPC-2). http:\/\/comparch-conf.gatech.edu\/dpc2\/."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835971"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370868"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2677956"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830793"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.38"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446065"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783705"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273523"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155672"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"}],"event":{"name":"ASPLOS '17: Architectural Support for Programming Languages and Operating Systems","location":"Xi'an China","acronym":"ASPLOS '17","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3037697.3037701","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3037697.3037701","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3037697.3037701","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:50:26Z","timestamp":1750204226000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3037697.3037701"}},"subtitle":["Reconstructing Program Behavior in the Processor Cache Hierarchy"],"short-title":[],"issued":{"date-parts":[[2017,4,4]]},"references-count":38,"alternative-id":["10.1145\/3037697.3037701","10.1145\/3037697"],"URL":"https:\/\/doi.org\/10.1145\/3037697.3037701","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/3093337.3037701","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/3093336.3037701","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2017,4,4]]},"assertion":[{"value":"2017-04-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}