{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T16:07:53Z","timestamp":1772554073058,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":49,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,4,4]],"date-time":"2017-04-04T00:00:00Z","timestamp":1491264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Google"},{"name":"VMWare"},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1337147"],"award-info":[{"award-number":["1337147"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1253700"],"award-info":[{"award-number":["1253700"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,4,4]]},"DOI":"10.1145\/3037697.3037704","type":"proceedings-article","created":{"date-parts":[[2017,4,5]],"date-time":"2017-04-05T08:47:40Z","timestamp":1491382060000},"page":"435-448","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":78,"title":["Efficient Address Translation for Architectures with Multiple Page Sizes"],"prefix":"10.1145","author":[{"given":"Guilherme","family":"Cox","sequence":"first","affiliation":[{"name":"Rutgers University, Piscataway, NJ, USA"}]},{"given":"Abhishek","family":"Bhattacharjee","sequence":"additional","affiliation":[{"name":"Rutgers University, Piscataway, NJ, USA"}]}],"member":"320","published-online":{"date-parts":[[2017,4,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1060289.1060299"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195531"},{"key":"e_1_3_2_1_3_1","volume-title":"Tradeoffs in Supporting Two Page Sizes,\" ISCA","author":"Talluri M.","year":"1992","unstructured":"M. Talluri , S. Kong , M. Hill , and D. Patterson , \" Tradeoffs in Supporting Two Page Sizes,\" ISCA , 1992 . M. Talluri, S. Kong, M. Hill, and D. Patterson, \"Tradeoffs in Supporting Two Page Sizes,\" ISCA, 1992."},{"key":"e_1_3_2_1_4_1","volume-title":"Large P ages and Lightweight Memory Management in Virtualized Systems: Can You Have it Both Ways?,\" MICRO","author":"Pham B.","year":"2015","unstructured":"B. Pham , J. Vesely , G. Loh , and A. Bhattacharjee , \" Large P ages and Lightweight Memory Management in Virtualized Systems: Can You Have it Both Ways?,\" MICRO , 2015 . B. Pham, J. Vesely, G. Loh, and A. Bhattacharjee, \"Large P ages and Lightweight Memory Management in Virtualized Systems: Can You Have it Both Ways?,\" MICRO, 2015."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077688"},{"key":"e_1_3_2_1_6_1","volume-title":"M. Nemirovsky, M. Swift, and O. Unsal, \"Energy-Efficient Address Translation,\" HPCA","author":"Karakostas V.","year":"2016","unstructured":"V. Karakostas , J. Gandhi , A. Cristal , M. Hill , K. McKinle y , M. Nemirovsky, M. Swift, and O. Unsal, \"Energy-Efficient Address Translation,\" HPCA , 2016 . V. Karakostas, J. Gandhi, A. Cristal, M. Hill, K. McKinle y, M. Nemirovsky, M. Swift, and O. Unsal, \"Energy-Efficient Address Translation,\" HPCA, 2016."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/263272.263332"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176249"},{"key":"e_1_3_2_1_9_1","volume-title":"Opportunities and Challenges,\" MICRO Keynote","author":"Sodani A.","year":"2011","unstructured":"A. Sodani , \" Race to Exascale : Opportunities and Challenges,\" MICRO Keynote , 2011 . A. Sodani, \"Race to Exascale: Opportunities and Challenges,\" MICRO Keynote, 2011."},{"key":"e_1_3_2_1_10_1","volume-title":"Prediction-Based Superpage-Friendly TLB Designs,\" HPCA","author":"Papadopoulou M.","year":"2014","unstructured":"M. Papadopoulou , X. Tong , A. Seznec , and A. Moshovos , \" Prediction-Based Superpage-Friendly TLB Designs,\" HPCA , 2014 . M. Papadopoulou, X. Tong, A. Seznec, and A. Moshovos, \"Prediction-Based Superpage-Friendly TLB Designs,\" HPCA, 2014."},{"key":"e_1_3_2_1_11_1","unstructured":"Intel \"Haswell \" www.7-cpu.com\/cpu\/Haswell.html 2016.  Intel \"Haswell \" www.7-cpu.com\/cpu\/Haswell.html 2016."},{"key":"e_1_3_2_1_12_1","unstructured":"Intel \"Skylake \" www.7-cpu.com\/cpu\/Skylake.html 2016.  Intel \"Skylake \" www.7-cpu.com\/cpu\/Skylake.html 2016."},{"key":"e_1_3_2_1_13_1","volume-title":"Efficient Memory Virtualization,\" MICRO","author":"Gandhi J.","year":"2014","unstructured":"J. Gandhi , A. Basu , M. Hill , and M. Swift , \" Efficient Memory Virtualization,\" MICRO , 2014 . J. Gandhi, A. Basu, M. Hill, and M. Swift, \"Efficient Memory Virtualization,\" MICRO, 2014."},{"key":"e_1_3_2_1_14_1","author":"Buell J.","year":"2013","unstructured":"J. Buell , D. Hecht , J. Heo , K. Saladi , and R. Taheri , \"Methodology for Performance Analysis of VMware vSphere under Tier-1 Applications,\" VMWare Technical Journal , 2013 . J. Buell, D. Hecht, J. Heo, K. Saladi, and R. Taheri, \"Methodology for Performance Analysis of VMware vSphere under Tier-1 Applications,\" VMWare Technical Journal, 2013.","journal-title":"\"Methodology for Performance Analysis of VMware vSphere under Tier-1 Applications,\" VMWare Technical Journal"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.21"},{"key":"e_1_3_2_1_16_1","volume-title":"Bhattacharj ee, \"CoLT: Coalesced Large-Reach TLBs,\" MICRO","author":"Pham B.","year":"2012","unstructured":"B. Pham , V. Vaidyanathan , A. Jaleel , and A. Bhattacharj ee, \"CoLT: Coalesced Large-Reach TLBs,\" MICRO , 2012 . B. Pham, V. Vaidyanathan, A. Jaleel, and A. Bhattacharj ee, \"CoLT: Coalesced Large-Reach TLBs,\" MICRO, 2012."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835964"},{"key":"e_1_3_2_1_18_1","volume-title":"Effic ient Virtual Memory for Big Memory Servers,\" ISCA","author":"Basu A.","year":"2013","unstructured":"A. Basu , J. Gandhi , J. Chang , M. Hill , and M. Swift , \" Effic ient Virtual Memory for Big Memory Servers,\" ISCA , 2013 . A. Basu, J. Gandhi, J. Chang, M. Hill, and M. Swift, \"Effic ient Virtual Memory for Big Memory Servers,\" ISCA, 2013."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540741"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346286"},{"key":"e_1_3_2_1_21_1","volume-title":"Architectura l Support for Address Translation on GPUs,\" ASPLOS","author":"Pichai B.","year":"2014","unstructured":"B. Pichai , L. Hsu , and A. Bhattacharjee , \" Architectura l Support for Address Translation on GPUs,\" ASPLOS , 2014 . B. Pichai, L. Hsu, and A. Bhattacharjee, \"Architectura l Support for Address Translation on GPUs,\" ASPLOS, 2014."},{"key":"e_1_3_2_1_22_1","volume-title":"Address Translation for Throughput Oriented Accelerators,\" IEEE Micro Top Picks","author":"Pichai B.","year":"2015","unstructured":"B. Pichai , L. Hsu , and A. Bhattacharjee , \" Address Translation for Throughput Oriented Accelerators,\" IEEE Micro Top Picks , 2015 . B. Pichai, L. Hsu, and A. Bhattacharjee, \"Address Translation for Throughput Oriented Accelerators,\" IEEE Micro Top Picks, 2015."},{"key":"e_1_3_2_1_23_1","volume-title":"Supporting x86-64 Addre ss Translation for 100s of GPU Lanes,\" HPCA","author":"Power J.","year":"2014","unstructured":"J. Power , M. Hill , and D. Wood , \" Supporting x86-64 Addre ss Translation for 100s of GPU Lanes,\" HPCA , 2014 . J. Power, M. Hill, and D. Wood, \"Supporting x86-64 Addre ss Translation for 100s of GPU Lanes,\" HPCA, 2014."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056046"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694381"},{"key":"e_1_3_2_1_26_1","volume-title":"A Te chnical Review,\" Whitepaper","author":"Kyriazis G.","year":"2012","unstructured":"G. Kyriazis , \" Heterogeneous System Architecture : A Te chnical Review,\" Whitepaper , 2012 . G. Kyriazis, \"Heterogeneous System Architecture: A Te chnical Review,\" Whitepaper, 2012."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482091"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446077"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749471"},{"key":"e_1_3_2_1_30_1","unstructured":"Intel \"Intel 64 and IA-32 Architectures Software Deve loper's Manual \" 2016.  Intel \"Intel 64 and IA-32 Architectures Software Deve loper's Manual \" 2016."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872399"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736057"},{"key":"e_1_3_2_1_33_1","volume-title":"CACTI 6.0: A Tool to Model Large Caches,\" MICRO","author":"Muralimanohar N.","year":"2007","unstructured":"N. Muralimanohar , R. Balasubramonian , and N. Jouppi , \" CACTI 6.0: A Tool to Model Large Caches,\" MICRO , 2007 . N. Muralimanohar, R. Balasubramonian, and N. Jouppi, \"CACTI 6.0: A Tool to Model Large Caches,\" MICRO, 2007."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237026"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165152"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224437"},{"key":"e_1_3_2_1_37_1","volume-title":"The ZCache: Decoupling Ways and Associativity,\" MICRO","author":"Sanchez D.","year":"2010","unstructured":"D. Sanchez and C. Kozyrakis , \" The ZCache: Decoupling Ways and Associativity,\" MICRO , 2010 . D. Sanchez and C. Kozyrakis, \"The ZCache: Decoupling Ways and Associativity,\" MICRO, 2010."},{"key":"e_1_3_2_1_38_1","volume-title":"Z-Cache Skewered,\" WDDD","author":"Sampson R.","year":"2011","unstructured":"R. Sampson and T. Wenisch , \" Z-Cache Skewered,\" WDDD , 2011 . R. Sampson and T. Wenisch, \"Z-Cache Skewered,\" WDDD, 2011."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749717"},{"key":"e_1_3_2_1_40_1","volume-title":"S. Wallace, V. J. Reddi, and K. Hazelwood, \"Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation,\" PLDI","author":"Luk C.-K.","year":"2005","unstructured":"C.-K. Luk , R. Cohn , R. Muth , H. Patil , A. Klauser , G. Lown ey , S. Wallace, V. J. Reddi, and K. Hazelwood, \"Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation,\" PLDI , 2005 . C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lown ey, S. Wallace, V. J. Reddi, and K. Hazelwood, \"Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation,\" PLDI, 2005."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_42_1","volume-title":"D. Jevdjic, C. Kaynak, A. D. Popescu, A. Ailamaki, and B. Falsafi, \"Clearing the Clouds: A Study of Emerging Scale-out Workloads on Modern Hardware,\" ASPLOS","author":"Ferdman M.","year":"2012","unstructured":"M. Ferdman , A. Adileh , O. Kocberber , S. Volos , M. Alisaf aee , D. Jevdjic, C. Kaynak, A. D. Popescu, A. Ailamaki, and B. Falsafi, \"Clearing the Clouds: A Study of Emerging Scale-out Workloads on Modern Hardware,\" ASPLOS , 2012 . M. Ferdman, A. Adileh, O. Kocberber, S. Volos, M. Alisaf aee, D. Jevdjic, C. Kaynak, A. D. Popescu, A. Ailamaki, and B. Falsafi, \"Clearing the Clouds: A Study of Emerging Scale-out Workloads on Modern Hardware,\" ASPLOS, 2012."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2010.5650274"},{"key":"e_1_3_2_1_44_1","unstructured":"A. Arcangeli \"Transparent Hugepage Support \" KVM Forum 2010.  A. Arcangeli \"Transparent Hugepage Support \" KVM Forum 2010."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150998"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"crossref","unstructured":"A. Bhattacharjee \"Translation-Triggered Prefetching \" ASP-LOS 2017.  A. Bhattacharjee \"Translation-Triggered Prefetching \" ASP-LOS 2017.","DOI":"10.1145\/3037697.3037705"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2731186.2731187"},{"key":"e_1_3_2_1_49_1","volume-title":"Large Pages May be Harmful on NUMA Systems,\" USENIX ATC","author":"Gaud F.","year":"2014","unstructured":"F. Gaud , B. Lepers , J. Decouchant , J. Funston , and A. Fedorova , \" Large Pages May be Harmful on NUMA Systems,\" USENIX ATC , 2014 . F. Gaud, B. Lepers, J. Decouchant, J. Funston, and A. Fedorova, \"Large Pages May be Harmful on NUMA Systems,\" USENIX ATC, 2014."},{"key":"e_1_3_2_1_50_1","volume-title":"Agile Paging: Exceedi ng the Best of Nested and Shadow Paging,\" ISCA","author":"Gandhi J.","year":"2016","unstructured":"J. Gandhi , M. Hill , and M. Swift , \" Agile Paging: Exceedi ng the Best of Nested and Shadow Paging,\" ISCA , 2016 . J. Gandhi, M. Hill, and M. Swift, \"Agile Paging: Exceedi ng the Best of Nested and Shadow Paging,\" ISCA, 2016."}],"event":{"name":"ASPLOS '17: Architectural Support for Programming Languages and Operating Systems","location":"Xi'an China","acronym":"ASPLOS '17","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3037697.3037704","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3037697.3037704","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3037697.3037704","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:50:27Z","timestamp":1750204227000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3037697.3037704"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,4]]},"references-count":49,"alternative-id":["10.1145\/3037697.3037704","10.1145\/3037697"],"URL":"https:\/\/doi.org\/10.1145\/3037697.3037704","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/3093336.3037704","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/3093337.3037704","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2017,4,4]]},"assertion":[{"value":"2017-04-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}