{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:41:23Z","timestamp":1773193283683,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":59,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,4,4]],"date-time":"2017-04-04T00:00:00Z","timestamp":1491264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,4,4]]},"DOI":"10.1145\/3037697.3037705","type":"proceedings-article","created":{"date-parts":[[2017,4,5]],"date-time":"2017-04-05T08:47:40Z","timestamp":1491382060000},"page":"63-76","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":51,"title":["Translation-Triggered Prefetching"],"prefix":"10.1145","author":[{"given":"Abhishek","family":"Bhattacharjee","sequence":"first","affiliation":[{"name":"Rutgers University, New Brunswick, NJ, USA"}]}],"member":"320","published-online":{"date-parts":[[2017,4,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Research Problems and Opportunities in Memory Systems,\" SUPERFRI","author":"Mutlu O.","year":"2015","unstructured":"O. Mutlu and L. Subramaniam , \" Research Problems and Opportunities in Memory Systems,\" SUPERFRI , 2015 . O. Mutlu and L. Subramaniam, \"Research Problems and Opportunities in Memory Systems,\" SUPERFRI, 2015."},{"key":"e_1_3_2_1_2_1","volume-title":"Efficient Address Translation with Multiple PageSizes,\" ASPLOS","author":"Cox G.","year":"2017","unstructured":"G. Cox and A. Bhattacharjee , \" Efficient Address Translation with Multiple PageSizes,\" ASPLOS , 2017 . G. Cox and A. Bhattacharjee, \"Efficient Address Translation with Multiple PageSizes,\" ASPLOS, 2017."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605427"},{"key":"e_1_3_2_1_4_1","volume-title":"A Systems Architecture Perspective,\" MEMCON","author":"Mutlu O.","year":"2015","unstructured":"O. Mutlu , \" Memory Scaling : A Systems Architecture Perspective,\" MEMCON , 2015 . O. Mutlu, \"Memory Scaling: A Systems Architecture Perspective,\" MEMCON, 2015."},{"key":"e_1_3_2_1_5_1","volume-title":"You Can't Avoid It","author":"Jacob B.","year":"2009","unstructured":"B. Jacob , \" The Memory System : You Can't Avoid It ; You Can't Ignore It; You Can't Fake It,\" Morgan Claypool Synthesis Lectures Series , 2009 . B. Jacob, \"The Memory System: You Can't Avoid It; You Can't Ignore It; You Can't Fake It,\" Morgan Claypool Synthesis Lectures Series, 2009."},{"key":"e_1_3_2_1_6_1","volume-title":"Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM,\" HPCA","author":"Chang K.","year":"2016","unstructured":"K. Chang , P. Nair , S. Ghose , D. Lee , M. Qureshi , and O. Mutlu , \" Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM,\" HPCA , 2016 . K. Chang, P. Nair, S. Ghose, D. Lee, M. Qureshi, and O. Mutlu, \"Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM,\" HPCA, 2016."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830820"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_1_10_1","volume-title":"Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture,\" HPCA","author":"Lee D.","year":"2013","unstructured":"D. Lee , Y. Kim , V. Seshadri , J. Liu , L. Subramaniam , and O. Mutlu , \" Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture,\" HPCA , 2013 . D. Lee, Y. Kim, V. Seshadri, J. Liu, L. Subramaniam, and O. Mutlu, \"Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture,\" HPCA, 2013."},{"key":"e_1_3_2_1_11_1","unstructured":"S.-L. Lu Ying-Chen and C.-L. Yang \"Improving DRAM Latency with Dynamic Asymmetric Subarray \" MICRO 2015.  S.-L. Lu Ying-Chen and C.-L. Yang \"Improving DRAM Latency with Dynamic Asymmetric Subarray \" MICRO 2015."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"e_1_3_2_1_14_1","volume-title":"lee, and O. Mutlu, \"A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM,\" ISCA","author":"Kim Y.","year":"2012","unstructured":"Y. Kim , V. Seshadri , D. Lee , J. lee, and O. Mutlu, \"A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM,\" ISCA , 2012 . Y. Kim, V. Seshadri, D. Lee, J. lee, and O. Mutlu, \"A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM,\" ISCA, 2012."},{"key":"e_1_3_2_1_15_1","volume-title":"ChargeCache: Reducing DRAM Latency by Exploiting Row Access Locality,\" HPCA","author":"Hassan H.","year":"2016","unstructured":"H. Hassan , G. Pekhimenko , N. Vijaykumar , V. Seshadri , D. Lee , O. Ergin , and O. Mutlu , \" ChargeCache: Reducing DRAM Latency by Exploiting Row Access Locality,\" HPCA , 2016 . H. Hassan, G. Pekhimenko, N. Vijaykumar, V. Seshadri, D. Lee, O. Ergin, and O. Mutlu, \"ChargeCache: Reducing DRAM Latency by Exploiting Row Access Locality,\" HPCA, 2016."},{"key":"e_1_3_2_1_16_1","volume-title":"Rbpp: A Row Based DRAM Page Policy for the Manycore Era,\" ICPADS","author":"Shen X.","year":"2014","unstructured":"X. Shen , F. Shong , H. Meng , S. An , and Z. Zhang , \" Rbpp: A Row Based DRAM Page Policy for the Manycore Era,\" ICPADS , 2014 . X. Shen, F. Shong, H. Meng, S. An, and Z. Zhang, \"Rbpp: A Row Based DRAM Page Policy for the Manycore Era,\" ICPADS, 2014."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.31"},{"key":"e_1_3_2_1_18_1","volume-title":"Multiple Sub-Row Buffers in DRAM: Unlocking Performance and Energy Improvement Opportunities,\" ICS","author":"Dwarkanath N.","year":"2012","unstructured":"N. Dwarkanath , Gulur, M. Mehendale , R. Manikantan , and R. Govindarajan , \" Multiple Sub-Row Buffers in DRAM: Unlocking Performance and Energy Improvement Opportunities,\" ICS , 2012 . N. Dwarkanath, Gulur, M. Mehendale, R. Manikantan, and R. Govindarajan, \"Multiple Sub-Row Buffers in DRAM: Unlocking Performance and Energy Improvement Opportunities,\" ICS, 2012."},{"key":"e_1_3_2_1_19_1","volume-title":"Atlas: A scalable and high-performance scheduling algorithm for multiple memory constrollers,\" HPCA","author":"Kim Y.","year":"2010","unstructured":"Y. Kim , D. Han , O. Mutlu , and M. Harchol-Balter , \" Atlas: A scalable and high-performance scheduling algorithm for multiple memory constrollers,\" HPCA , 2010 . Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter, \"Atlas: A scalable and high-performance scheduling algorithm for multiple memory constrollers,\" HPCA, 2010."},{"key":"e_1_3_2_1_20_1","volume-title":"Parallelism-Aware Batch Scheduling: Enhancing Both Performance and Fairness of Shared DRAM Systems,\" ISCA","author":"Mutlu O.","year":"2008","unstructured":"O. Mutlu and T. Moscibroda , \" Parallelism-Aware Batch Scheduling: Enhancing Both Performance and Fairness of Shared DRAM Systems,\" ISCA , 2008 . O. Mutlu and T. Moscibroda, \"Parallelism-Aware Batch Scheduling: Enhancing Both Performance and Fairness of Shared DRAM Systems,\" ISCA, 2008."},{"key":"e_1_3_2_1_21_1","volume-title":"Fair Queueing Memory Systems,\" MICRO","author":"Nesbit K.","year":"2006","unstructured":"K. Nesbit , N. Aggarwal , J. Laudon , and J. Smith , \" Fair Queueing Memory Systems,\" MICRO , 2006 . K. Nesbit, N. Aggarwal, J. Laudon, and J. Smith, \"Fair Queueing Memory Systems,\" MICRO, 2006."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555810"},{"key":"e_1_3_2_1_23_1","volume-title":"BLISS: Balancing Performance, Fairness, and Complexity in Memory Access Scheduling,\" TPDS","author":"Subramanian L.","year":"2016","unstructured":"L. Subramanian , D. Lee , V. Seshadri , H. Rastogi , and O. Mutlu , \" BLISS: Balancing Performance, Fairness, and Complexity in Memory Access Scheduling,\" TPDS , 2016 . L. Subramanian, D. Lee, V. Seshadri, H. Rastogi, and O. Mutlu, \"BLISS: Balancing Performance, Fairness, and Complexity in Memory Access Scheduling,\" TPDS, 2016."},{"key":"e_1_3_2_1_24_1","volume-title":"The Blacklisting Memory Scheduler: Achieving High Performance and Fairness at Low Cost,\" ICCD","author":"Subramanian L.","year":"2014","unstructured":"L. Subramanian , D. Lee , V. Seshadri , H. Rastogi , and O. Mutlu , \" The Blacklisting Memory Scheduler: Achieving High Performance and Fairness at Low Cost,\" ICCD , 2014 . L. Subramanian, D. Lee, V. Seshadri, H. Rastogi, and O. Mutlu, \"The Blacklisting Memory Scheduler: Achieving High Performance and Fairness at Low Cost,\" ICCD, 2014."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736045"},{"key":"e_1_3_2_1_26_1","volume-title":"Design and Implementation of Power-Aware Virtual Memory,\" USENIX ATC","author":"Huang H.","year":"2003","unstructured":"H. Huang , P. Pillai , and K. Shin , \" Design and Implementation of Power-Aware Virtual Memory,\" USENIX ATC , 2003 . H. Huang, P. Pillai, and K. Shin, \"Design and Implementation of Power-Aware Virtual Memory,\" USENIX ATC, 2003."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749473"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830793"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.27"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000101"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749717"},{"key":"e_1_3_2_1_32_1","volume-title":"TLB Improvements for Chip Multiprocessors: Inter-Core Cooperative Prefetchers and Shared Last-Level TLBs,\" TACO","author":"Lustig D.","year":"2012","unstructured":"D. Lustig , A. Bhattacharjee , and M. Martonosi , \" TLB Improvements for Chip Multiprocessors: Inter-Core Cooperative Prefetchers and Shared Last-Level TLBs,\" TACO , 2012 . D. Lustig, A. Bhattacharjee, and M. Martonosi, \"TLB Improvements for Chip Multiprocessors: Inter-Core Cooperative Prefetchers and Shared Last-Level TLBs,\" TACO, 2012."},{"key":"e_1_3_2_1_33_1","volume-title":"Inter-Core Cooperative TLB Prefetchers for Chip Multiprocessors,\" ASPLOS","author":"Bhattacharjee A.","year":"2010","unstructured":"A. Bhattacharjee and M. Martonosi , \" Inter-Core Cooperative TLB Prefetchers for Chip Multiprocessors,\" ASPLOS , 2010 . A. Bhattacharjee and M. Martonosi, \"Inter-Core Cooperative TLB Prefetchers for Chip Multiprocessors,\" ASPLOS, 2010."},{"key":"e_1_3_2_1_34_1","volume-title":"CoLT: Coalesced Large-Reach TLBs,\" MICRO","author":"Pham B.","year":"2012","unstructured":"B. Pham , V. Vaidyanathan , A. Jaleel , and A. Bhattacharjee , \" CoLT: Coalesced Large-Reach TLBs,\" MICRO , 2012 . B. Pham, V. Vaidyanathan, A. Jaleel, and A. Bhattacharjee, \"CoLT: Coalesced Large-Reach TLBs,\" MICRO, 2012."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835964"},{"key":"e_1_3_2_1_36_1","volume-title":"Large Pages and Lightweight Memory Management in Virtualized Systems: Can You Have it Both Ways?,\" MICRO","author":"Pham B.","year":"2015","unstructured":"B. Pham , J. Vesely , G. Loh , and A. Bhattacharjee , \" Large Pages and Lightweight Memory Management in Virtualized Systems: Can You Have it Both Ways?,\" MICRO , 2015 . B. Pham, J. Vesely, G. Loh, and A. Bhattacharjee, \"Large Pages and Lightweight Memory Management in Virtualized Systems: Can You Have it Both Ways?,\" MICRO, 2015."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446100"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749471"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"e_1_3_2_1_40_1","volume-title":"Efficient Memory Virtualization,\" MICRO","author":"Gandhi J.","year":"2014","unstructured":"J. Gandhi , A. Basu , M. Hill , and M. Swift , \" Efficient Memory Virtualization,\" MICRO , 2014 . J. Gandhi, A. Basu, M. Hill, and M. Swift, \"Efficient Memory Virtualization,\" MICRO, 2014."},{"key":"e_1_3_2_1_41_1","volume-title":"Prediction-Based Superpage-Friendly TLB Designs,\" HPCA","author":"Papadopoulou M.","year":"2014","unstructured":"M. Papadopoulou , X. Tong , A. Seznec , and A. Moshovos , \" Prediction-Based Superpage-Friendly TLB Designs,\" HPCA , 2014 . M. Papadopoulou, X. Tong, A. Seznec, and A. Moshovos, \"Prediction-Based Superpage-Friendly TLB Designs,\" HPCA, 2014."},{"key":"e_1_3_2_1_42_1","unstructured":"A. Arcangeli \"Transparent Hugepage Support \" KVM Forum 2010.  A. Arcangeli \"Transparent Hugepage Support \" KVM Forum 2010."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830807"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815970"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540741"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2465351.2465373"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150998"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872399"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346286"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237026"},{"key":"e_1_3_2_1_52_1","unstructured":"Intel \"Haswell microarchitecture \" www.7-cpu.com\/cpu\/Haswell.html.  Intel \"Haswell microarchitecture \" www.7-cpu.com\/cpu\/Haswell.html."},{"key":"e_1_3_2_1_53_1","unstructured":"Intel \"Skylake microarchitecture \" www.7-cpu.com\/cpu\/Skylake.html.  Intel \"Skylake microarchitecture \" www.7-cpu.com\/cpu\/Skylake.html."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378661"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482091"},{"key":"e_1_3_2_1_56_1","volume-title":"The Illustris Simulation: Public Data Release,\" Arxiv","author":"Nelson D.","year":"2015","unstructured":"D. Nelson , A. Pillepich , S. Genel , M. Vogelsberger , V. Springel , P. Torrey , V. Rodriguez-Gomez , D. Sijacki , G. Snyder , B. Griffen , F. Marinacci , L. Blecha , L. Sales , D. Xu , and L. Hernquist , \" The Illustris Simulation: Public Data Release,\" Arxiv , 2015 . D. Nelson, A. Pillepich, S. Genel, M. Vogelsberger, V. Springel, P. Torrey, V. Rodriguez-Gomez, D. Sijacki, G. Snyder, B. Griffen, F. Marinacci, L. Blecha, L. Sales, D. Xu, and L. Hernquist, \"The Illustris Simulation: Public Data Release,\" Arxiv, 2015."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950392"},{"key":"e_1_3_2_1_58_1","volume-title":"CoScale: Coordinatd CPU and Memory System DVFS in Server Systems,\" MICRO","author":"Deng Q.","year":"2012","unstructured":"Q. Deng , D. Meisner , A. Bhattacharjee , T. Wenisch , and R. Bianchini , \" CoScale: Coordinatd CPU and Memory System DVFS in Server Systems,\" MICRO , 2012 . Q. Deng, D. Meisner, A. Bhattacharjee, T. Wenisch, and R. Bianchini, \"CoScale: Coordinatd CPU and Memory System DVFS in Server Systems,\" MICRO, 2012."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/1060289.1060299"}],"event":{"name":"ASPLOS '17: Architectural Support for Programming Languages and Operating Systems","location":"Xi'an China","acronym":"ASPLOS '17","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3037697.3037705","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3037697.3037705","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:50:27Z","timestamp":1750204227000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3037697.3037705"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,4]]},"references-count":59,"alternative-id":["10.1145\/3037697.3037705","10.1145\/3037697"],"URL":"https:\/\/doi.org\/10.1145\/3037697.3037705","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/3093337.3037705","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/3093336.3037705","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2017,4,4]]},"assertion":[{"value":"2017-04-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}