{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T17:31:03Z","timestamp":1777138263152,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,4,4]],"date-time":"2017-04-04T00:00:00Z","timestamp":1491264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,4,4]]},"DOI":"10.1145\/3037697.3037706","type":"proceedings-article","created":{"date-parts":[[2017,4,5]],"date-time":"2017-04-05T08:47:40Z","timestamp":1491382060000},"page":"631-644","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":137,"title":["Thermostat"],"prefix":"10.1145","author":[{"given":"Neha","family":"Agarwal","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}]},{"given":"Thomas F.","family":"Wenisch","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}]}],"member":"320","published-online":{"date-parts":[[2017,4,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"http:\/\/www.aerospike.com\/. [Online","year":"2016","unstructured":"Aerospike. http:\/\/www.aerospike.com\/. [Online ; accessed 8- Aug- 2016 ]. Aerospike. http:\/\/www.aerospike.com\/. [Online; accessed 8-Aug-2016]."},{"key":"e_1_3_2_1_2_1","volume-title":"http:\/\/cassandra.apache.org\/. [Online","year":"2016","unstructured":"Cassandra. http:\/\/cassandra.apache.org\/. [Online ; accessed 8- May - 2016 ]. Cassandra. http:\/\/cassandra.apache.org\/. [Online; accessed 8-May-2016]."},{"key":"e_1_3_2_1_3_1","volume-title":"http:\/\/libvirt.org\/formatdomain.html#elementsCPU. [Online","author":"Libvirt","year":"2016","unstructured":"Libvirt virtualization api. http:\/\/libvirt.org\/formatdomain.html#elementsCPU. [Online ; accessed 13- Aug- 2016 ]. Libvirt virtualization api. http:\/\/libvirt.org\/formatdomain.html#elementsCPU. [Online; accessed 13-Aug-2016]."},{"key":"e_1_3_2_1_4_1","volume-title":"https:\/\/github.com\/GoogleCloudPlatform\/PerfKitBenchmarker. [Online","author":"Benchmarker PerfKit","year":"2016","unstructured":"PerfKit Benchmarker . https:\/\/github.com\/GoogleCloudPlatform\/PerfKitBenchmarker. [Online ; accessed 8- May - 2016 ]. PerfKit Benchmarker. https:\/\/github.com\/GoogleCloudPlatform\/PerfKitBenchmarker. [Online; accessed 8-May-2016]."},{"key":"e_1_3_2_1_5_1","volume-title":"http:\/\/redis.io\/. [Online","year":"2016","unstructured":"Redis. http:\/\/redis.io\/. [Online ; accessed 8- May - 2016 ]. Redis. http:\/\/redis.io\/. [Online; accessed 8-May-2016]."},{"key":"e_1_3_2_1_6_1","volume-title":"https:\/\/wiki.apache.org\/cassandra\/MemtableSSTable. [Online","year":"2016","unstructured":"MemtableSSTable. https:\/\/wiki.apache.org\/cassandra\/MemtableSSTable. [Online ; accessed 8- May - 2016 ]. MemtableSSTable. https:\/\/wiki.apache.org\/cassandra\/MemtableSSTable. [Online; accessed 8-May-2016]."},{"key":"e_1_3_2_1_7_1","volume-title":"http:\/\/www.tpc.org\/tpcc\/. [Online","author":"C.","year":"2016","unstructured":"TPC- C. http:\/\/www.tpc.org\/tpcc\/. [Online ; accessed 8- May - 2016 ]. TPC-C. http:\/\/www.tpc.org\/tpcc\/. [Online; accessed 8-May-2016]."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056046"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694381"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446089"},{"key":"e_1_3_2_1_11_1","unstructured":"AMD-NPTAMD. AMD-V Nested Paging. http:\/\/developer.amd.com\/wordpress\/media\/2012\/10\/NPT-WP-1%201-final-TM.pdf 2008. [Online; accessed 2-May-2016].  AMD-NPTAMD. AMD-V Nested Paging. http:\/\/developer.amd.com\/wordpress\/media\/2012\/10\/NPT-WP-1%201-final-TM.pdf 2008. [Online; accessed 2-May-2016]."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254756.2254766"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1296907.1296914"},{"key":"e_1_3_2_1_14_1","volume-title":"Identification of Low-activity Large Memory Pages","author":"Baskakov Y.","year":"2016","unstructured":"Y. Baskakov , P. Gao , and J. K. Spencer . Identification of Low-activity Large Memory Pages . May 2016 . URL http:\/\/www.google.ch\/patents\/US9330015. US Patent 9,330,015. Y. Baskakov, P. Gao, and J. K. Spencer. Identification of Low-activity Large Memory Pages. May 2016. URL http:\/\/www.google.ch\/patents\/US9330015. US Patent 9,330,015."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.20"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"e_1_3_2_1_18_1","unstructured":"J. Corbet. AutoNUMA: the other approach to NUMA scheduling. http:\/\/lwn.net\/Articles\/488709\/ 2012. [Online; accessed 9-May-2016].  J. Corbet. AutoNUMA: the other approach to NUMA scheduling. http:\/\/lwn.net\/Articles\/488709\/ 2012. [Online; accessed 9-May-2016]."},{"key":"e_1_3_2_1_19_1","volume-title":"huge tmpfs: THPagecache implemented by teams. https:\/\/lwn.net\/Articles\/682623\/","year":"2016","unstructured":"016)]hughd-hugetmpfsDickins, Hugh. huge tmpfs: THPagecache implemented by teams. https:\/\/lwn.net\/Articles\/682623\/ , 2016 . [Online; accessed 30-April-2016]. 016)]hughd-hugetmpfsDickins, Hugh. huge tmpfs: THPagecache implemented by teams. https:\/\/lwn.net\/Articles\/682623\/, 2016. [Online; accessed 30-April-2016]."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.14778\/2732240.2732246"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901344"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.12"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353522.1353531"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"e_1_3_2_1_26_1","author":"Gandhi J.","year":"2014","unstructured":"J. Gandhi , A. Basu , M. H. Hill , and M. M. Swift . A Tool to Instrument x86--64 TLB Misses. SIGARCH Computer Architecture News (CAN) , 2014 . J. Gandhi, A. Basu, M. H. Hill, and M. M. Swift. A Tool to Instrument x86--64 TLB Misses. SIGARCH Computer Architecture News (CAN), 2014.","journal-title":"A Tool to Instrument x86--64 TLB Misses. SIGARCH Computer Architecture News (CAN)"},{"key":"e_1_3_2_1_27_1","unstructured":"M. Gorman. Huge pages part 4: benchmarking with huge pages. http:\/\/lwn.net\/Articles\/378641\/ 2010. [Online; accessed 11-Aug-2016].  M. Gorman. Huge pages part 4: benchmarking with huge pages. http:\/\/lwn.net\/Articles\/378641\/ 2010. [Online; accessed 11-Aug-2016]."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2731186.2731187"},{"key":"e_1_3_2_1_29_1","volume-title":"Intel and Micron Produce Breakthrough Memory Technology. https:\/\/newsroom.intel.com\/news-releases\/intel-and-micron-produce-breakthrough-memory-technology\/","year":"2015","unstructured":"015)]3dcrosspointIntel. Intel and Micron Produce Breakthrough Memory Technology. https:\/\/newsroom.intel.com\/news-releases\/intel-and-micron-produce-breakthrough-memory-technology\/ , 2015 . [Online; accessed 29-April-2016]. 015)]3dcrosspointIntel. Intel and Micron Produce Breakthrough Memory Technology. https:\/\/newsroom.intel.com\/news-releases\/intel-and-micron-produce-breakthrough-memory-technology\/, 2015. [Online; accessed 29-April-2016]."},{"key":"e_1_3_2_1_30_1","volume-title":"Intel\u00ae 64 and IA-32 Architectures Developer's Manual","year":"2016","unstructured":"016)]Intel-sw-manualIntel. Intel\u00ae 64 and IA-32 Architectures Developer's Manual , 2016 . [Online; accessed 2-May-2016]. 016)]Intel-sw-manualIntel. Intel\u00ae 64 and IA-32 Architectures Developer's Manual, 2016. [Online; accessed 2-May-2016]."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901325"},{"key":"e_1_3_2_1_32_1","volume-title":"idle page tracking \/ working set estimation. https:\/\/lwn.net\/Articles\/460762\/","year":"2011","unstructured":"011)]kstaledLespinasse, Michel. idle page tracking \/ working set estimation. https:\/\/lwn.net\/Articles\/460762\/ , 2011 . [Online; accessed 29-April-2016]. 011)]kstaledLespinasse, Michel. idle page tracking \/ working set estimation. https:\/\/lwn.net\/Articles\/460762\/, 2011. [Online; accessed 29-April-2016]."},{"key":"e_1_3_2_1_33_1","volume-title":"Managing Hybrid Main Memories with a Page-Utility Driven Performance Model. pharXiv preprint arXiv:1507.03303","author":"Li Y.","year":"2015","unstructured":"Y. Li , J. Choi , J. Sun , S. Ghose , H. Wang , J. Meza , J. Ren , and O. Mutlu . Managing Hybrid Main Memories with a Page-Utility Driven Performance Model. pharXiv preprint arXiv:1507.03303 , 2015 . Y. Li, J. Choi, J. Sun, S. Ghose, H. Wang, J. Meza, J. Ren, and O. Mutlu. Managing Hybrid Main Memories with a Page-Utility Driven Performance Model. pharXiv preprint arXiv:1507.03303, 2015."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555789"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168955"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872401"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_38_1","volume-title":"http:\/\/lxr.free-electrons.com\/source\/Documentation\/cgroup-v1\/memory.txt. [Online","author":"CGROUPS","year":"2016","unstructured":"]cgroupsMenage, Paul. CGROUPS . http:\/\/lxr.free-electrons.com\/source\/Documentation\/cgroup-v1\/memory.txt. [Online ; accessed 4- May - 2016 ]. ]cgroupsMenage, Paul. CGROUPS . http:\/\/lxr.free-electrons.com\/source\/Documentation\/cgroup-v1\/memory.txt. [Online; accessed 4-May-2016]."},{"key":"e_1_3_2_1_39_1","author":"Mirhosseini A.","year":"2016","unstructured":"A. Mirhosseini , A. Agrawal , and J. Torrellas . Survive: Pointer-based In-DRAM Incremental Checkpointing for Low-Cost Data Persistence and Rollback-Recovery. IEEE Computer Architecture Letters, PP (99): 1--1 , 2016 . A. Mirhosseini, A. Agrawal, and J. Torrellas. Survive: Pointer-based In-DRAM Incremental Checkpointing for Low-Cost Data Persistence and Rollback-Recovery. IEEE Computer Architecture Letters, PP (99): 1--1, 2016.","journal-title":"IEEE Computer Architecture Letters, PP (99): 1--1"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_3_2_1_41_1","first-page":"24","volume-title":"Scalable High Performance Main Memory System Using Phase-change Memory Technology. In International Symposium on Computer Architecture (ISCA)","author":"Qureshi M. K.","year":"2009","unstructured":"M. K. Qureshi , V. Srinivasan , and J. A. Rivers . Scalable High Performance Main Memory System Using Phase-change Memory Technology. In International Symposium on Computer Architecture (ISCA) , pages 24 -- 33 , June 2009 M. K. Qureshi, V. Srinivasan, and J. A. Rivers. Scalable High Performance Main Memory System Using Phase-change Memory Technology. In International Symposium on Computer Architecture (ISCA), pages 24--33, June 2009"},{"key":"e_1_3_2_1_42_1","volume-title":"Dec.","author":"Waldspurger C. A.","year":"2002","unstructured":"C. A. Waldspurger . Memory Resource Management in VMware ESX Server. SIGOPS Operating Systems Review, 36 (SI): 181--194 , Dec. 2002 . C. A. Waldspurger. Memory Resource Management in VMware ESX Server. SIGOPS Operating Systems Review, 36 (SI): 181--194, Dec. 2002."},{"key":"e_1_3_2_1_43_1","volume-title":"Generating Miss Rate Curves with Low Overhead Using Existing Hardware. Master's thesis","author":"Walsh T.","year":"2009","unstructured":"T. Walsh . Generating Miss Rate Curves with Low Overhead Using Existing Hardware. Master's thesis , University of Toronto , 2009 . T. Walsh. Generating Miss Rate Curves with Low Overhead Using Existing Hardware. Master's thesis, University of Toronto, 2009."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024415"}],"event":{"name":"ASPLOS '17: Architectural Support for Programming Languages and Operating Systems","location":"Xi'an China","acronym":"ASPLOS '17","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3037697.3037706","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3037697.3037706","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:50:27Z","timestamp":1750204227000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3037697.3037706"}},"subtitle":["Application-transparent Page Management for Two-tiered Main Memory"],"short-title":[],"issued":{"date-parts":[[2017,4,4]]},"references-count":44,"alternative-id":["10.1145\/3037697.3037706","10.1145\/3037697"],"URL":"https:\/\/doi.org\/10.1145\/3037697.3037706","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/3093336.3037706","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/3093337.3037706","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2017,4,4]]},"assertion":[{"value":"2017-04-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}