{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T08:59:24Z","timestamp":1775638764365,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":58,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,4,4]],"date-time":"2017-04-04T00:00:00Z","timestamp":1491264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,4,4]]},"DOI":"10.1145\/3037697.3037714","type":"proceedings-article","created":{"date-parts":[[2017,4,5]],"date-time":"2017-04-05T08:47:40Z","timestamp":1491382060000},"page":"329-343","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":123,"title":["DudeTM"],"prefix":"10.1145","author":[{"given":"Mengxing","family":"Liu","sequence":"first","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Mingxing","family":"Zhang","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Kang","family":"Chen","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Xuehai","family":"Qian","sequence":"additional","affiliation":[{"name":"University of Southern California, Los Angeles, USA"}]},{"given":"Yongwei","family":"Wu","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Weimin","family":"Zheng","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Jinglei","family":"Ren","sequence":"additional","affiliation":[{"name":"Microsoft Research, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2017,4,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2723372.2749441"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254756.2254766"},{"key":"e_1_3_2_1_5_1","unstructured":"Atwood G. Current and emerging memory technology landscape. Flash memory summit (2011) 9--11.  Atwood G. Current and emerging memory technology landscape. Flash memory summit (2011) 9--11."},{"key":"e_1_3_2_1_6_1","first-page":"335","volume-title":"Proceedings of the 10th USENIX Conference on Operating Systems Design and Implementation (2012), OSDI '12","author":"Belay A."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.14778\/2735479.2735483"},{"key":"e_1_3_2_1_8_1","first-page":"21","volume-title":"Proceedings of the Fifth Biennial Conference on Innovative Data Systems Research (Jan. 2011), CIDR '11","author":"Chen S."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627630"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"e_1_3_2_1_11_1","unstructured":"Collet Y. Lz4: Extremely fast compression algorithm. https:\/\/github.com\/lz4\/lz4 2013.  Collet Y. Lz4: Extremely fast compression algorithm. https:\/\/github.com\/lz4\/lz4 2013."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"e_1_3_2_1_13_1","volume-title":"Computer Science Department","author":"Cunha C.","year":"1995"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2815400.2815425"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2009.5090604"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.49"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345241"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0439"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2015.7208276"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/289.291"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_22_1","unstructured":"Intel. NVM Library . https:\/\/github.com\/pmem\/nvml.  Intel. NVM Library . https:\/\/github.com\/pmem\/nvml."},{"key":"e_1_3_2_1_23_1","unstructured":"Intel. Architecture instruction set extensions programming reference Feb. 2012.  Intel. Architecture instruction set extensions programming reference Feb. 2012."},{"key":"e_1_3_2_1_24_1","unstructured":"Intel and Micron. Intel and Micron produce breakthrough memory technology 2015. https:\/\/newsroom.intel.com\/news-releases\/intel-and-micron-produce-breakthrough-memory.  Intel and Micron. Intel and Micron produce breakthrough memory technology 2015. https:\/\/newsroom.intel.com\/news-releases\/intel-and-micron-produce-breakthrough-memory."},{"key":"e_1_3_2_1_25_1","unstructured":"International Technology Roadmap for Semiconductors (ITRS). Process integration devices and structures. http:\/\/www.itrs.net\/Links\/2011ITRS\/2011Chapters\/2011PIDS.pdf 2011.  International Technology Roadmap for Semiconductors (ITRS). Process integration devices and structures. http:\/\/www.itrs.net\/Links\/2011ITRS\/2011Chapters\/2011PIDS.pdf 2011."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.14778\/1920841.1920928"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2723372.2746480"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872381"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2043556.2043558"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151018"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853222"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/1521747.1521799"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"e_1_3_2_1_37_1","first-page":"599","volume-title":"Proceedings of the 2015 USENIX Conference on Usenix Annual Technical Conference (2015), USENIX ATC '15","author":"Ren J."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830802"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1248377.1248415"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/146941.146943"},{"key":"e_1_3_2_1_41_1","unstructured":"Rudoff A. Deprecating the PCOMMIT instruction. https:\/\/software.intel.com\/en-us\/blogs\/2016\/09\/12\/deprecate-pcommit-instruction Sept. 2016.  Rudoff A. Deprecating the PCOMMIT instruction. https:\/\/software.intel.com\/en-us\/blogs\/2016\/09\/12\/deprecate-pcommit-instruction Sept. 2016."},{"key":"e_1_3_2_1_42_1","first-page":"1","volume-title":"Proceedings of the 12th USENIX Conference on File and Storage Technologies (2014), FAST '14","author":"Rumble S. M."},{"key":"e_1_3_2_1_43_1","unstructured":"Simo N. Antoni W. Markk M. and Vilho R. Telecom application transaction processing benchmark. http:\/\/tatpbenchmark.sourceforge.net\/.  Simo N. Antoni W. Markk M. and Vilho R. Telecom application transaction processing benchmark. http:\/\/tatpbenchmark.sourceforge.net\/."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150274"},{"key":"e_1_3_2_1_45_1","unstructured":"THE TRANSACTION PROCESSING COUNCIL. TPC-C Benchmark V5. http:\/\/www.tpc.org\/tpcc\/.  THE TRANSACTION PROCESSING COUNCIL. TPC-C Benchmark V5. http:\/\/www.tpc.org\/tpcc\/."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522713"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2016.7547178"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.4"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.14778\/2732951.2732960"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592815"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2815400.2815419"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195506"},{"key":"e_1_3_2_1_54_1","first-page":"323","volume-title":"Proceedings of the 14th Usenix Conference on File and Storage Technologies (2016), FAST '16","author":"Xu J."},{"key":"e_1_3_2_1_55_1","first-page":"167","volume-title":"Proceedings of the 13th USENIX Conference on File and Storage Technologies (2015), FAST '15","author":"Yang J."},{"key":"e_1_3_2_1_56_1","unstructured":"Yoon J. H. Hunter H. C. and Tressler G. A. Flash & DRAM Si scaling challenges emerging non-volatile memory technology enablement -- implications to enterprise storage and server compute systems. Flash Memory Summit (2013).  Yoon J. H. Hunter H. C. and Tressler G. A. Flash & DRAM Si scaling challenges emerging non-volatile memory technology enablement -- implications to enterprise storage and server compute systems. Flash Memory Summit (2013)."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2015.7208275"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540744"}],"event":{"name":"ASPLOS '17: Architectural Support for Programming Languages and Operating Systems","location":"Xi'an China","acronym":"ASPLOS '17","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3037697.3037714","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3037697.3037714","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:50:27Z","timestamp":1750204227000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3037697.3037714"}},"subtitle":["Building Durable Transactions with Decoupling for Persistent Memory"],"short-title":[],"issued":{"date-parts":[[2017,4,4]]},"references-count":58,"alternative-id":["10.1145\/3037697.3037714","10.1145\/3037697"],"URL":"https:\/\/doi.org\/10.1145\/3037697.3037714","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/3093336.3037714","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/3093337.3037714","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2017,4,4]]},"assertion":[{"value":"2017-04-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}