{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:48:12Z","timestamp":1772164092036,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,4,4]],"date-time":"2017-04-04T00:00:00Z","timestamp":1491264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,4,4]]},"DOI":"10.1145\/3037697.3037724","type":"proceedings-article","created":{"date-parts":[[2017,4,5]],"date-time":"2017-04-05T08:47:40Z","timestamp":1491382060000},"page":"723-736","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Hardware-Software Co-design to Mitigate DRAM Refresh Overheads"],"prefix":"10.1145","author":[{"given":"Jagadish B.","family":"Kotra","sequence":"first","affiliation":[{"name":"The Pennsylvania State University, State College, PA, USA"}]},{"given":"Narges","family":"Shahidi","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, State College, PA, USA"}]},{"given":"Zeshan A.","family":"Chishti","sequence":"additional","affiliation":[{"name":"Intel Labs, Hillsboro, OR, USA"}]},{"given":"Mahmut T.","family":"Kandemir","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, state college, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2017,4,4]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Linux cgroups. http:\/\/goo.gl\/tTiwSl.  Linux cgroups. http:\/\/goo.gl\/tTiwSl."},{"key":"e_1_3_2_1_2_1","unstructured":"Linux debugfs. https:\/\/goo.gl\/sdBhIh.  Linux debugfs. https:\/\/goo.gl\/sdBhIh."},{"key":"e_1_3_2_1_3_1","unstructured":"linuxcfsLinux CFS Scheduler. https:\/\/goo.gl\/hjVjJl natexlaba.  linuxcfsLinux CFS Scheduler. https:\/\/goo.gl\/hjVjJl natexlaba."},{"key":"e_1_3_2_1_4_1","unstructured":"linuxkernelbookUnderstanding the Linux Kernel. http:\/\/goo.gl\/8P7gJR natexlabb.  linuxkernelbookUnderstanding the Linux Kernel. http:\/\/goo.gl\/8P7gJR natexlabb."},{"key":"e_1_3_2_1_5_1","unstructured":"NAS. https:\/\/www.nas.nasa.gov\/publications\/npb.html.  NAS. https:\/\/www.nas.nasa.gov\/publications\/npb.html."},{"key":"e_1_3_2_1_6_1","unstructured":"SPEC 2006. https:\/\/www.spec.org\/cpu2006\/.  SPEC 2006. https:\/\/www.spec.org\/cpu2006\/."},{"key":"e_1_3_2_1_7_1","unstructured":"STREAM. https:\/\/www.cs.virginia.edu\/stream\/.  STREAM. https:\/\/www.cs.virginia.edu\/stream\/."},{"key":"e_1_3_2_1_8_1","volume-title":"DDR3 SDRAM Standard","author":"JEDEC.","year":"2012","unstructured":"ddr3 JEDEC. DDR3 SDRAM Standard , 2012 \\natexlaba. ddr3JEDEC. DDR3 SDRAM Standard, 2012\\natexlaba."},{"key":"e_1_3_2_1_9_1","volume-title":"DDR4 SDRAM Standard","author":"JEDEC.","year":"2012","unstructured":"ddr4 JEDEC. DDR4 SDRAM Standard , 2012 \\natexlabb. ddr4JEDEC. DDR4 SDRAM Standard, 2012\\natexlabb."},{"key":"e_1_3_2_1_10_1","volume-title":"Low Power Double Data Rate 3 (LPDDR3)","author":"JEDEC.","year":"2012","unstructured":"JEDEC. Low Power Double Data Rate 3 (LPDDR3) , 2012 . JEDEC. Low Power Double Data Rate 3 (LPDDR3), 2012."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629295"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750408"},{"key":"e_1_3_2_1_13_1","author":"Binkert N.","year":"2011","unstructured":"N. Binkert , B. Beckmann , G. Black , S. K. Reinhardt , A. Saidi , A. Basu , J. Hestness , D. R. Hower , T. Krishna , S. Sardashti , R. Sen , K. Sewell , M. Shoaib , N. Vaish , M. D. Hill , and D. A. Wood . The gem5 simulator. SIGARCH Comput. Archit. News , 2011 . N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood. The gem5 simulator. SIGARCH Comput. Archit. News, 2011.","journal-title":"The gem5 simulator. SIGARCH Comput. Archit. News"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCS.2015.27"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168943"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818968"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.116"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2016.79"},{"key":"e_1_3_2_1_22_1","volume-title":"Proceedings of the 39th Annual International Symposium on Computer Architecture, ISCA","author":"Liu J.","unstructured":"Liu, Jaiyen, Veras, and Mutlu]raidr J. Liu , B. Jaiyen , R. Veras , and O. Mutlu . Raidr: Retention-aware intelligent DRAM refresh . In Proceedings of the 39th Annual International Symposium on Computer Architecture, ISCA , 2012\\natexlaba. Liu, Jaiyen, Veras, and Mutlu]raidrJ. Liu, B. Jaiyen, R. Veras, and O. Mutlu. Raidr: Retention-aware intelligent DRAM refresh. In Proceedings of the 39th Annual International Symposium on Computer Architecture, ISCA, 2012\\natexlaba."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744876"},{"key":"e_1_3_2_1_24_1","volume-title":"Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques, PACT","author":"Liu L.","unstructured":"Liu, Cui, Xing, Bao, Chen, and Wu]Liupact L. Liu , Z. Cui , M. Xing , Y. Bao , M. Chen , and C. Wu . A software memory partition approach for eliminating bank-level interference in multicore systems . In Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques, PACT , 2012\\natexlabb. Liu, Cui, Xing, Bao, Chen, and Wu]LiupactL. Liu, Z. Cui, M. Xing, Y. Bao, M. Chen, and C. Wu. A software memory partition approach for eliminating bank-level interference in multicore systems. In Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques, PACT, 2012\\natexlabb."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901326"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485927"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2015.43"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783760"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"e_1_3_2_1_36_1","volume-title":"Meeting midway: Improving CMP performance with memory-side prefetching. In Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques, PACT","author":"Yedlapalli P.","year":"2013","unstructured":"P. Yedlapalli , J. B. Kotra , E. Kultursay , M. Kandemir , C. R. Das , and A. Sivasubramaniam . Meeting midway: Improving CMP performance with memory-side prefetching. In Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques, PACT , 2013 . P. Yedlapalli, J. B. Kotra, E. Kultursay, M. Kandemir, C. R. Das, and A. Sivasubramaniam. Meeting midway: Improving CMP performance with memory-side prefetching. In Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques, PACT, 2013."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835947"}],"event":{"name":"ASPLOS '17: Architectural Support for Programming Languages and Operating Systems","location":"Xi'an China","acronym":"ASPLOS '17","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3037697.3037724","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3037697.3037724","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:50:27Z","timestamp":1750204227000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3037697.3037724"}},"subtitle":["A Case for Refresh-Aware Process Scheduling"],"short-title":[],"issued":{"date-parts":[[2017,4,4]]},"references-count":38,"alternative-id":["10.1145\/3037697.3037724","10.1145\/3037697"],"URL":"https:\/\/doi.org\/10.1145\/3037697.3037724","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/3093336.3037724","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/3093337.3037724","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2017,4,4]]},"assertion":[{"value":"2017-04-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}