{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:48:10Z","timestamp":1772164090283,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,4,4]],"date-time":"2017-04-04T00:00:00Z","timestamp":1491264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000104","name":"National Aeronautics and Space Administration","doi-asserted-by":"publisher","award":["NNX16AB09G"],"award-info":[{"award-number":["NNX16AB09G"]}],"id":[{"id":"10.13039\/100000104","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1513797"],"award-info":[{"award-number":["CNS-1513797"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,4,4]]},"DOI":"10.1145\/3037697.3037739","type":"proceedings-article","created":{"date-parts":[[2017,4,5]],"date-time":"2017-04-05T08:47:40Z","timestamp":1491382060000},"page":"555-568","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":47,"title":["Verification of a Practical Hardware Security Architecture Through Static Information Flow Analysis"],"prefix":"10.1145","author":[{"given":"Andrew","family":"Ferraiuolo","sequence":"first","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"Rui","family":"Xu","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"Danfeng","family":"Zhang","sequence":"additional","affiliation":[{"name":"Penn State University, University Park, PA, USA"}]},{"given":"Andrew C.","family":"Myers","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"G. Edward","family":"Suh","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]}],"member":"320","published-online":{"date-parts":[[2017,4,4]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Rick Boivie. SecureBlue  Rick Boivie. SecureBlue"},{"key":"e_1_3_2_1_2_1","unstructured":": CPU Support for Secure Execution. http:\/\/researcher.watson.ibm.com\/researcher\/view_group.php?id=7253 2012.  : CPU Support for Secure Execution. http:\/\/researcher.watson.ibm.com\/researcher\/view_group.php?id=7253 2012."},{"key":"e_1_3_2_1_3_1","volume-title":"Intel Software Guard Extensions Programming Reference","author":"Intel Corporation","year":"2014","unstructured":"Intel Corporation . Intel Software Guard Extensions Programming Reference , 2014 . Intel Corporation. Intel Software Guard Extensions Programming Reference, 2014."},{"key":"e_1_3_2_1_4_1","volume-title":"Intel Trusted Execution Technology Software Development Guide","author":"Intel Corporation","year":"2015","unstructured":"Intel Corporation . Intel Trusted Execution Technology Software Development Guide , 2015 . Intel Corporation. Intel Trusted Execution Technology Software Development Guide, 2015."},{"key":"e_1_3_2_1_5_1","volume-title":"Intel Xeon Processor E7--8800\/4800\/2800 Product Families: Specification Update","author":"Intel Corporation","year":"2015","unstructured":"Intel Corporation . Intel Xeon Processor E7--8800\/4800\/2800 Product Families: Specification Update , 2015 . Intel Corporation. Intel Xeon Processor E7--8800\/4800\/2800 Product Families: Specification Update, 2015."},{"key":"e_1_3_2_1_6_1","volume-title":"Srinivas Devadas. Sanctum: Minimal Hardware Extensions for Strong Software Isolation. In USENIX Security Symposium","author":"Costan Victor","year":"2016","unstructured":"Victor Costan , Ilia Lebedev , and Srinivas Devadas. Sanctum: Minimal Hardware Extensions for Strong Software Isolation. In USENIX Security Symposium , 2016 . Victor Costan, Ilia Lebedev, and Srinivas Devadas. Sanctum: Minimal Hardware Extensions for Strong Software Isolation. In USENIX Security Symposium, 2016."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78800-3_24"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/360051.360056"},{"key":"e_1_3_2_1_9_1","volume-title":"Revision Guide for AMD Athlon 64 and AMD Opteron Processors","author":"Devices Advanced Micro","year":"2005","unstructured":"Advanced Micro Devices . Revision Guide for AMD Athlon 64 and AMD Opteron Processors , 2005 . Advanced Micro Devices. Revision Guide for AMD Athlon 64 and AMD Opteron Processors, 2005."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.25"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2382536.2382540"},{"key":"e_1_3_2_1_13_1","volume-title":"Security Policies and Security Models. In IEEE Symposium on Security and Privacy","author":"Goguen J.A.","year":"1982","unstructured":"J.A. Goguen and J. Meseguer . Security Policies and Security Models. In IEEE Symposium on Security and Privacy , 1982 . J.A. Goguen and J. Meseguer. Security Policies and Security Models. In IEEE Symposium on Security and Privacy, 1982."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2983990.2984002"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694366"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2676548"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2014.9"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1040305.1040319"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541947"},{"key":"e_1_3_2_1_20_1","volume-title":"Ben Hardekopf. Caisson: A Hardware Description Language for Secure Information Flow. In Conference on Programming Language Design and Implementation (PLDI)","author":"Li Xun","year":"2011","unstructured":"Xun Li , Mohit Tiwari , Jason K. Oberg , Vineeth Kashyap , Frederic T. Chong , Timothy Sherwood , and Ben Hardekopf. Caisson: A Hardware Description Language for Secure Information Flow. In Conference on Programming Language Design and Implementation (PLDI) , 2011 . Xun Li, Mohit Tiwari, Jason K. Oberg, Vineeth Kashyap, Frederic T. Chong, Timothy Sherwood, and Ben Hardekopf. Caisson: A Hardware Description Language for Secure Information Flow. In Conference on Programming Language Design and Implementation (PLDI), 2011."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2676726.2676994"},{"key":"e_1_3_2_1_22_1","volume-title":"ARM Security Technology: Building a Secure System using TrustZone Technology","author":"Ltd ARM","year":"2009","unstructured":"ARM Ltd . ARM Security Technology: Building a Secure System using TrustZone Technology , 2009 . ARM Ltd. ARM Security Technology: Building a Secure System using TrustZone Technology, 2009."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/292540.292561"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.12"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837337"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024782"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.265"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-37621-7_9"},{"key":"e_1_3_2_1_29_1","volume-title":"Language-based Information-flow Security","author":"Sabelfeld Andrei","year":"2006","unstructured":"Andrei Sabelfeld and Andrew C. Myers . Language-based Information-flow Security . IEEE Journal on Selected Areas in Communications , 2006 . Andrei Sabelfeld and Andrew C. Myers. Language-based Information-flow Security. IEEE Journal on Selected Areas in Communications, 2006."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2908080.2908113"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2810103.2813608"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_2"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/CSFW.2003.1212703"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024404"},{"key":"e_1_3_2_1_35_1","volume-title":"Srinivas Devadas. Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions. In International Symposium on Computer Architecture (ISCA)","author":"Suh G. Edward","year":"2005","unstructured":"G. Edward Suh , Charles W. O'Donnell , Ishan Sachdev , and Srinivas Devadas. Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions. In International Symposium on Computer Architecture (ISCA) , 2005 . G. Edward Suh, Charles W. O'Donnell, Ishan Sachdev, and Srinivas Devadas. Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions. In International Symposium on Computer Architecture (ISCA), 2005."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151022"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669174"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000087"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508258"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/SECPRI.2004.1301323"},{"key":"e_1_3_2_1_41_1","volume-title":"Attacking SMM Memory via Intel CPU Cache Poisoning. invisiblethingslab.com\/resources\/misc09\/smm_cache_fun.pdf","author":"Wojtczuk Rafal","year":"2009","unstructured":"Rafal Wojtczuk and Joanna Rutkowska . Attacking SMM Memory via Intel CPU Cache Poisoning. invisiblethingslab.com\/resources\/misc09\/smm_cache_fun.pdf , 2009 . Rafal Wojtczuk and Joanna Rutkowska. Attacking SMM Memory via Intel CPU Cache Poisoning. invisiblethingslab.com\/resources\/misc09\/smm_cache_fun.pdf, 2009."},{"key":"e_1_3_2_1_42_1","unstructured":"Rafal Wojtczuk and Joanna Rutkowska. Following the White Rabbit: Software Attacks Against Intel VT-d Technology. http:\/\/theinvisiblethings.blogspot.com\/2011\/05\/following-white-rabbit-software-attacks.html 2011.  Rafal Wojtczuk and Joanna Rutkowska. Following the White Rabbit: Software Attacks Against Intel VT-d Technology. http:\/\/theinvisiblethings.blogspot.com\/2011\/05\/following-white-rabbit-software-attacks.html 2011."},{"key":"e_1_3_2_1_43_1","volume-title":"Myers. A Hardware Design Language for Timing-Sensitive Information-Flow Security. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)","author":"Zhang Danfeng","year":"2015","unstructured":"Danfeng Zhang , Yao Wang , G. Edward Suh , and Andrew C . Myers. A Hardware Design Language for Timing-Sensitive Information-Flow Security. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , 2015 . Danfeng Zhang, Yao Wang, G. Edward Suh, and Andrew C. Myers. A Hardware Design Language for Timing-Sensitive Information-Flow Security. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2015."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10207-007-0019-9"}],"event":{"name":"ASPLOS '17: Architectural Support for Programming Languages and Operating Systems","location":"Xi'an China","acronym":"ASPLOS '17","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3037697.3037739","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3037697.3037739","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3037697.3037739","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:03:11Z","timestamp":1750201391000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3037697.3037739"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,4]]},"references-count":43,"alternative-id":["10.1145\/3037697.3037739","10.1145\/3037697"],"URL":"https:\/\/doi.org\/10.1145\/3037697.3037739","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/3093336.3037739","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/3093337.3037739","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2017,4,4]]},"assertion":[{"value":"2017-04-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}