{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:48:23Z","timestamp":1772164103262,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,4,4]],"date-time":"2017-04-04T00:00:00Z","timestamp":1491264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1553042"],"award-info":[{"award-number":["CCF-1553042"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,4,4]]},"DOI":"10.1145\/3037697.3037741","type":"proceedings-article","created":{"date-parts":[[2017,4,5]],"date-time":"2017-04-05T08:47:40Z","timestamp":1491382060000},"page":"811-824","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["AMNESIAC"],"prefix":"10.1145","author":[{"given":"Ismail","family":"Akturk","sequence":"first","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, MN, USA"}]},{"given":"Ulya R.","family":"Karpuzcu","sequence":"additional","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, MN, USA"}]}],"member":"320","published-online":{"date-parts":[[2017,4,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1993.282750"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1177\/109434209100500306"},{"key":"e_1_3_2_1_3_1","volume-title":"Exascale Computing Study: Technology Challenges in Achieving Exascale Systems. DARPA Information Processing Techniques Of.ce (IPTO) sponsored study","author":"BERGMAN K.","year":"2008","unstructured":"BERGMAN , K. , BORKAR , S. , CAMPBELL , D. , CARLSON , W. , DALLY , W. , DENNEAU , M. , FRANZON , P. , HARROD , W. , HILLER , J. , AND KARP , S. Exascale Computing Study: Technology Challenges in Achieving Exascale Systems. DARPA Information Processing Techniques Of.ce (IPTO) sponsored study ( 2008 ). BERGMAN, K., BORKAR, S., CAMPBELL, D., CARLSON, W., DALLY, W., DENNEAU, M., FRANZON, P., HARROD, W., HILLER, J., AND KARP, S. Exascale Computing Study: Technology Challenges in Achieving Exascale Systems. DARPA Information Processing Techniques Of.ce (IPTO) sponsored study (2008)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264215"},{"key":"e_1_3_2_1_6_1","volume-title":"The Load Slice Core Microarchitecture. In International Symposium on Computer Architecture (ISCA)","author":"CARLSON T. E.","year":"2015","unstructured":"CARLSON , T. E. , HEIRMAN , W. , ALLAM , O. , KAXIRAS , S. , AND EECKHOUT , L. The Load Slice Core Microarchitecture. In International Symposium on Computer Architecture (ISCA) ( 2015 ). CARLSON, T. E., HEIRMAN, W., ALLAM, O., KAXIRAS, S., AND EECKHOUT,L. The Load Slice Core Microarchitecture. In International Symposium on Computer Architecture (ISCA) (2015)."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379248"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155637"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.535411"},{"key":"e_1_3_2_1_12_1","volume-title":"STT-MRAM Based Computing. In International Symposium on Computer Architecture (ISCA)","author":"GUO X.","year":"2010","unstructured":"GUO , X. , IPEK , E. , AND SOYATA , T. Resistive Computation : Avoiding the Power Wall with Low-leakage , STT-MRAM Based Computing. In International Symposium on Computer Architecture (ISCA) ( 2010 ). GUO,X.,IPEK,E., AND SOYATA,T. Resistive Computation: Avoiding the Power Wall with Low-leakage, STT-MRAM Based Computing. In International Symposium on Computer Architecture (ISCA) (2010)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_14_1","volume-title":"Computing's Energy Problem (and what we can do about it). Keynote at International Conference on Solid State Circuits","author":"HOROWITZ M.","year":"2014","unstructured":"HOROWITZ , M. Computing's Energy Problem (and what we can do about it). Keynote at International Conference on Solid State Circuits ( 2014 ). HOROWITZ, M. Computing's Energy Problem (and what we can do about it). Keynote at International Conference on Solid State Circuits (2014)."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545239"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.285"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808425"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278535"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165658"},{"key":"e_1_3_2_1_21_1","volume-title":"Frontiers of Massively Parallel Computing","author":"KOGGE P.","year":"1996","unstructured":"KOGGE , P. , BASS , S. , BROCKMAN , J. , CHEN , D. , AND SHA , E. Pursuinga Peta.op : Point Designsfor100TF Computers Using PIM Technologies . In Frontiers of Massively Parallel Computing ( 1996 ). KOGGE, P., BASS, S., BROCKMAN, J., CHEN, D., AND SHA,E. Pursuinga Peta.op: Point Designsfor100TF Computers Using PIM Technologies. In Frontiers of Massively Parallel Computing (1996)."},{"key":"e_1_3_2_1_22_1","volume-title":"International Conference on Parallel Processing (ICPP)","author":"KOGGE P. M.","year":"1994","unstructured":"KOGGE , P. M. The EXECUBE Approach to Massively Parallel Processing . In International Conference on Parallel Processing (ICPP) ( 1994 ). KOGGE, P. M. The EXECUBE Approach to Massively Parallel Processing. In International Conference on Parallel Processing (ICPP) (1994)."},{"key":"e_1_3_2_1_23_1","volume-title":"Modeling Framework for Multicore and Manycore Architectures. In International Symposium on Microarchitecture (MICRO)","author":"LI S.","year":"2009","unstructured":"LI , S. , AHN , J. H. , STRONG , R. D. , BROCKMAN , J. B. , TULLSEN , D.M. , AND JOUPPI , N.P. Mc PAT : An Integrated Power, Area, andTiming Modeling Framework for Multicore and Manycore Architectures. In International Symposium on Microarchitecture (MICRO) ( 2009 ). LI, S., AHN, J. H., STRONG, R. D., BROCKMAN, J. B., TULLSEN,D.M., AND JOUPPI,N.P. McPAT:An Integrated Power, Area, andTiming Modeling Framework for Multicore and Manycore Architectures. In International Symposium on Microarchitecture (MICRO) (2009)."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237173"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_26_1","volume-title":"LoadValue Approximation. In International Symposium on Microarchitecture (MICRO)","author":"MIGUEL J.S.","year":"2014","unstructured":"MIGUEL , J.S. , BADR , M. , AND JERGER , N.E. LoadValue Approximation. In International Symposium on Microarchitecture (MICRO) ( 2014 ). MIGUEL,J.S.,BADR,M., AND JERGER,N.E. LoadValue Approximation. In International Symposium on Microarchitecture (MICRO) (2014)."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377856"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143488"},{"key":"e_1_3_2_1_29_1","volume-title":"International Symposium on Computer Architecture (ISCA)","author":"OSKIN M.","year":"1998","unstructured":"OSKIN , M. , CHONG , F. , AND SHERWOOD , T. ActivePages : a Computation Model for Intelligent Memory . In International Symposium on Computer Architecture (ISCA) ( 1998 ). OSKIN,M.,CHONG,F., AND SHERWOOD,T. ActivePages: a Computation Model for Intelligent Memory. In International Symposium on Computer Architecture (ISCA) (1998)."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_3_2_1_31_1","volume-title":"International Symposium on Microarchitecture (MICRO)","author":"RIXNER S.","year":"1998","unstructured":"RIXNER , S. , DALLY , W. , KAPASI , U. , KHAILANY , B. , LOPEZ-LAGUNAS , A. , MATTSON , P. , AND OWENS , J. A Bandwidth-ef. cient Architecture for Media Processing . In International Symposium on Microarchitecture (MICRO) ( 1998 ). RIXNER, S., DALLY, W., KAPASI, U., KHAILANY, B., LOPEZ-LAGUNAS, A., MATTSON, P., AND OWENS, J. A Bandwidth-ef.cient Architecture for Media Processing. In International Symposium on Microarchitecture (MICRO) (1998)."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176270"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629328"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264200"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008902"},{"key":"e_1_3_2_1_36_1","volume-title":"E. Slipstream Processors: Improving Both Performance and FaultTolerance. InInternational Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)","author":"SUNDARAMOORTHY K.","year":"2000","unstructured":"SUNDARAMOORTHY , K. , PURSER , Z. , AND ROTENBURG , E. Slipstream Processors: Improving Both Performance and FaultTolerance. InInternational Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) ( 2000 ). SUNDARAMOORTHY, K., PURSER, Z., AND ROTENBURG, E. Slipstream Processors: Improving Both Performance and FaultTolerance. InInternational Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) (2000)."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379246"}],"event":{"name":"ASPLOS '17: Architectural Support for Programming Languages and Operating Systems","location":"Xi'an China","acronym":"ASPLOS '17","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3037697.3037741","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3037697.3037741","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3037697.3037741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:03:11Z","timestamp":1750201391000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3037697.3037741"}},"subtitle":["Amnesic Automatic Computer"],"short-title":[],"issued":{"date-parts":[[2017,4,4]]},"references-count":36,"alternative-id":["10.1145\/3037697.3037741","10.1145\/3037697"],"URL":"https:\/\/doi.org\/10.1145\/3037697.3037741","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/3093337.3037741","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/3093336.3037741","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2017,4,4]]},"assertion":[{"value":"2017-04-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}