{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:48:01Z","timestamp":1772164081626,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":52,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,4,4]],"date-time":"2017-04-04T00:00:00Z","timestamp":1491264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1337281, 1406355, 1618425"],"award-info":[{"award-number":["1337281, 1406355, 1618425"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,4,4]]},"DOI":"10.1145\/3037697.3037750","type":"proceedings-article","created":{"date-parts":[[2017,4,5]],"date-time":"2017-04-05T08:47:40Z","timestamp":1491382060000},"page":"105-118","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["What Scalable Programs Need from Transactional Memory"],"prefix":"10.1145","author":[{"given":"Donald","family":"Nguyen","sequence":"first","affiliation":[{"name":"Synthace Limited, London, United Kingdom"}]},{"given":"Keshav","family":"Pingali","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}]}],"member":"320","published-online":{"date-parts":[[2017,4,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1889997.1889999"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1133985"},{"key":"e_1_3_2_1_3_1","volume-title":"Compiling with Continuations","author":"Appel A. W.","year":"2007","unstructured":"A. W. Appel . Compiling with Continuations . Cambridge University Press , 2007 . A. W. Appel. Compiling with Continuations. Cambridge University Press, 2007."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69355-0_12"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993573"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/209937.209958"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250667"},{"key":"e_1_3_2_1_9_1","first-page":"127","volume-title":"Proc. Intl Symp. Computer Architecture, ISCA","author":"Bobba J.","year":"2008","unstructured":"J. Bobba , N. Goyal , M. D. Hill , M. M. Swift , and D. A. Wood . Token\u2122: Efficient execution of large transactions with hardware transactional memory . In Proc. Intl Symp. Computer Architecture, ISCA , pages 127 -- 138 , 2008 . 10.1109\/ISCA.2008.24. J. Bobba, N. Goyal, M. D. Hill, M. M. Swift, and D. A. Wood. Token\u2122: Efficient execution of large transactions with hardware transactional memory. In Proc. Intl Symp. Computer Architecture, ISCA, pages 127--138, 2008. 10.1109\/ISCA.2008.24."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636089"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1133983"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1177\/1094342007078442"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522712"},{"key":"e_1_3_2_1_14_1","volume-title":"HP Labs' Bay Area Workshop on Transactional Memory","author":"Click C.","year":"2009","unstructured":"C. Click . Azul's experiences with hardware transactional memory . In HP Labs' Bay Area Workshop on Transactional Memory , 2009 . C. Click. Azul's experiences with hardware transactional memory. In HP Labs' Bay Area Workshop on Transactional Memory, 2009."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950373"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_14"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508263"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628080"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1400751.1400769"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542476.1542494"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345241"},{"key":"e_1_3_2_1_22_1","unstructured":"S. Ghemawat and P. Menage. TCMalloc: Thread-caching malloc. http:\/\/goog-perftools.sourceforge.net\/doc\/tcmalloc.html 2014.  S. Ghemawat and P. Menage. TCMalloc: Thread-caching malloc. http:\/\/goog-perftools.sourceforge.net\/doc\/tcmalloc.html 2014."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/949305.949340"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_25_1","first-page":"0123705916","author":"Herlihy M.","year":"2008","unstructured":"M. Herlihy and N. Shavit . The Art of Multiprocessor Programming. Morgan Kaufmann , March 2008 . ISBN 0123705916 . M. Herlihy and N. Shavit. The Art of Multiprocessor Programming. Morgan Kaufmann, March 2008. ISBN 0123705916.","journal-title":"The Art of Multiprocessor Programming. Morgan Kaufmann"},{"key":"e_1_3_2_1_26_1","volume-title":"Proc. Workshop on Transactional Memory Workloads, WTW","author":"Kulkarni M.","year":"2006","unstructured":"M. Kulkarni , L. P. Chew , and K. Pingali . Using transactions in Delaunay mesh generation . In Proc. Workshop on Transactional Memory Workloads, WTW , 2006 . M. Kulkarni, L. P. Chew, and K. Pingali. Using transactions in Delaunay mesh generation. In Proc. Workshop on Transactional Memory Workloads, WTW, 2006."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250759"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250766"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2015.229"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48096-0_17"},{"key":"e_1_3_2_1_31_1","unstructured":"V. Luchangco M. Wong H. Boehm J. Gottschlich J. Maurer P. McKenney M. Michael M. Moir T. Riegel M. Scott T. Shpeisman and M. Spear. Transactional memory support for C+. http:\/\/www.open-std.org\/jtc1\/sc22\/wg21\/docs\/papers\/2014\/n3919.pdf Feb. 2014.  V. Luchangco M. Wong H. Boehm J. Gottschlich J. Maurer P. McKenney M. Michael M. Moir T. Riegel M. Scott T. Shpeisman and M. Spear. Transactional memory support for C+. http:\/\/www.open-std.org\/jtc1\/sc22\/wg21\/docs\/papers\/2014\/n3919.pdf Feb. 2014."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1869459.1869495"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305230"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250673"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.28"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517327.2442531"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950404"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522739"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1449764.1449780"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2983990.2984015"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993501"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_20"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1248377.1248415"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541228.2555297"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541960"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123001"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250676"},{"key":"e_1_3_2_1_48_1","first-page":"275","volume-title":"Proc. Symp. Parallelism in Algorithms and Architectures, SPAA","author":"Spear M. F.","year":"2008","unstructured":"M. F. Spear , M. M. Michael , and C. von Praun . RingS\u2122 : scalable transactions with a single atomic instruction . In Proc. Symp. Parallelism in Algorithms and Architectures, SPAA , pages 275 -- 284 , 2008 . 10.1145\/1378533.1378583. M. F. Spear, M. M. Michael, and C. von Praun. RingS\u2122: scalable transactions with a single atomic instruction. In Proc. Symp. Parallelism in Algorithms and Architectures, SPAA, pages 275--284, 2008. 10.1145\/1378533.1378583."},{"key":"e_1_3_2_1_49_1","first-page":"145","volume-title":"Proc. IEEE\/ACM Intl Symp. Microarchitecture, MICRO","author":"Tomi\u0107 S.","year":"2009","unstructured":"S. Tomi\u0107 , C. Perfumo , C. Kulkarni , A. Armejach , A. Cristal , O. Unsal , T. Harris , and M. Valero . EazyH\u2122: eager-lazy hardware transactional memory . In Proc. IEEE\/ACM Intl Symp. Microarchitecture, MICRO , pages 145 -- 155 , 2009 . 10.1145\/1669112.1669132. S. Tomi\u0107, C. Perfumo, C. Kulkarni, A. Armejach, A. Cristal, O. Unsal, T. Harris, and M. Valero. EazyH\u2122: eager-lazy hardware transactional memory. In Proc. IEEE\/ACM Intl Symp. Microarchitecture, MICRO, pages 145--155, 2009. 10.1145\/1669112.1669132."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370836"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346204"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503232"}],"event":{"name":"ASPLOS '17: Architectural Support for Programming Languages and Operating Systems","location":"Xi'an China","acronym":"ASPLOS '17","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3037697.3037750","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3037697.3037750","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3037697.3037750","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:03:11Z","timestamp":1750201391000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3037697.3037750"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,4]]},"references-count":52,"alternative-id":["10.1145\/3037697.3037750","10.1145\/3037697"],"URL":"https:\/\/doi.org\/10.1145\/3037697.3037750","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/3093336.3037750","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/3093337.3037750","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2017,4,4]]},"assertion":[{"value":"2017-04-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}