{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:48:10Z","timestamp":1772164090299,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,4,4]],"date-time":"2017-04-04T00:00:00Z","timestamp":1491264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Research Foundation of Korea","award":["2015M3C4A7065647"],"award-info":[{"award-number":["2015M3C4A7065647"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,4,4]]},"DOI":"10.1145\/3037697.3037753","type":"proceedings-article","created":{"date-parts":[[2017,4,5]],"date-time":"2017-04-05T08:47:40Z","timestamp":1491382060000},"page":"765-777","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["History-Based Arbitration for Fairness in Processor-Interconnect of NUMA Servers"],"prefix":"10.1145","author":[{"given":"Wonjun","family":"Song","sequence":"first","affiliation":[{"name":"Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}]},{"given":"Gwangsun","family":"Kim","sequence":"additional","affiliation":[{"name":"ARM, Austin, TX, USA"}]},{"given":"Hyungjoon","family":"Jung","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}]},{"given":"Jongwook","family":"Chung","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}]},{"given":"Jae W.","family":"Lee","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}]},{"given":"John","family":"Kim","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}]}],"member":"320","published-online":{"date-parts":[[2017,4,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362630"},{"key":"e_1_3_2_1_2_1","unstructured":"J. Ahn S. Li O. Seongil and N. P. Jouppi. McSimA  J. Ahn S. Li O. Seongil and N. P. Jouppi. McSimA"},{"key":"e_1_3_2_1_3_1","unstructured":": A Manycore Simulator with Application-level  : A Manycore Simulator with Application-level"},{"key":"e_1_3_2_1_4_1","volume-title":"ISPASS","author":"Detailed Microarchitecture Modeling Simulation","year":"2013","unstructured":"Simulation and Detailed Microarchitecture Modeling . In ISPASS , 2013 . Simulation and Detailed Microarchitecture Modeling. In ISPASS, 2013."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/945445.945462"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2003.07.004"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.43"},{"key":"e_1_3_2_1_9_1","volume-title":"Route Packets","author":"Dally W. J.","year":"2001","unstructured":"W. J. Dally and B. Towles . Route Packets , Not Wires : On-Chip Iinterconnection Networks. In DAC , 2001 . W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Iinterconnection Networks. In DAC, 2001."},{"key":"e_1_3_2_1_10_1","volume-title":"Morgan Kaufmann","author":"Dally W. J.","year":"2004","unstructured":"W. J. Dally and B. P. Towles . Principles and Practices of Interconnection Networks . Morgan Kaufmann , 2004 . W. J. Dally and B. P. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2004."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451157"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/75246.75248"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669149"},{"key":"e_1_3_2_1_15_1","volume-title":"An Introduction to the Intel QuickPath Interconnect","year":"2009","unstructured":"Intel. An Introduction to the Intel QuickPath Interconnect , 2009 . URL http:\/\/www.intel.com\/content\/dam\/doc\/white-paper\/quick-path-interconnect-introduction-paper.pdf. Intel. An Introduction to the Intel QuickPath Interconnect, 2009. URL http:\/\/www.intel.com\/content\/dam\/doc\/white-paper\/quick-path-interconnect-introduction-paper.pdf."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1993.289660"},{"key":"e_1_3_2_1_18_1","volume-title":"High-Performance Networks. In ISCA","author":"Kim J. H.","year":"1996","unstructured":"J. H. Kim and A. A. Chien . Rotating Combined Queueing (RCQ): Bandwidth and Latency Guarantees in Low-Cost , High-Performance Networks. In ISCA , 1996 . J. H. Kim and A. A. Chien. Rotating Combined Queueing (RCQ): Bandwidth and Latency Guarantees in Low-Cost, High-Performance Networks. In ISCA, 1996."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071477"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.31"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.18"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269001"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"e_1_3_2_1_25_1","volume-title":"ISCA","author":"Mutlu O.","year":"2008","unstructured":"O. Mutlu and T. Moscibroda . Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems . In ISCA , 2008 . O. Mutlu and T. Moscibroda. Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems. In ISCA, 2008."},{"key":"e_1_3_2_1_26_1","volume-title":"EPEPS","author":"Mutnury B.","year":"2010","unstructured":"B. Mutnury , F. Paglia , J. Mobley , G. K. Singh , and R. Bellomio . QuickPath Interconnect (QPI) Design and Aanalysis in High Speed Servers . In EPEPS , 2010 . B. Mutnury, F. Paglia, J. Mobley, G. K. Singh, and R. Bellomio. QuickPath Interconnect (QPI) Design and Aanalysis in High Speed Servers. In EPEPS, 2010."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.21"},{"key":"e_1_3_2_1_29_1","volume-title":"HPCA","author":"Rao J.","year":"2013","unstructured":"J. Rao , K. Wang , X. Zhou , and C.-Z. Xu . Optimizing Virtual Machine Scheduling in NUMA Multicore Systems . In HPCA , 2013 . J. Rao, K. Wang, X. Zhou, and C.-Z. Xu. Optimizing Virtual Machine Scheduling in NUMA Multicore Systems. In HPCA, 2013."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108121"},{"key":"e_1_3_2_1_31_1","volume-title":"Hypertransport Technology. In Platform Conference","author":"Sartori G.","year":"2001","unstructured":"G. Sartori . Hypertransport Technology. In Platform Conference , 2001 . G. Sartori. Hypertransport Technology. In Platform Conference, 2001."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2602876"},{"key":"e_1_3_2_1_33_1","author":"Song W.","year":"2014","unstructured":"W. Song , J. Kim. D. Abts, and J. Lee. Security Vulnerability in Processor-Interconnect Router Design. In CCS , 2014 . W. Song, J. Kim. D. Abts, and J. Lee. Security Vulnerability in Processor-Interconnect Router Design. In CCS, 2014.","journal-title":"J. Kim. D. Abts, and J. Lee. Security Vulnerability in Processor-Interconnect Router Design. In CCS"},{"key":"e_1_3_2_1_34_1","volume-title":"USENIX Security","author":"Song W.","year":"2016","unstructured":"W. Song , H. Choi , J. Kim , E. Kim , Y. Kim , and J. Kim . PIkit: A New Kernel-Independent Processor-Interconnect Rootkit . In USENIX Security , 2016 . W. Song, H. Choi, J. Kim, E. Kim, Y. Kim, and J. Kim. PIkit: A New Kernel-Independent Processor-Interconnect Rootkit. In USENIX Security, 2016."},{"key":"e_1_3_2_1_35_1","volume-title":"HPCA","author":"Tang L.","year":"2013","unstructured":"L. Tang , J. Mars , X. Zhang , R. Hagmann , R. Hundt , and E. Tune . Optimizing Google's Warehouse Scale Computers: The NUMA Experience . In HPCA , 2013 . L. Tang, J. Mars, X. Zhang, R. Hagmann, R. Hundt, and E. Tune. Optimizing Google's Warehouse Scale Computers: The NUMA Experience. In HPCA, 2013."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669119"},{"key":"e_1_3_2_1_37_1","volume-title":"RTAS","author":"Yun H.","year":"2013","unstructured":"H. Yun , G. Yao , R. Pellizzoni , M. Caccamo , and L. Sha . Memguard: Memory Bandwidth Reservation System for Efficient Performance Isolation in Multi-core Platforms . In RTAS , 2013 . H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha. Memguard: Memory Bandwidth Reservation System for Efficient Performance Isolation in Multi-core Platforms. In RTAS, 2013."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/99508.99525"}],"event":{"name":"ASPLOS '17: Architectural Support for Programming Languages and Operating Systems","location":"Xi'an China","acronym":"ASPLOS '17","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3037697.3037753","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3037697.3037753","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:03:11Z","timestamp":1750201391000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3037697.3037753"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,4]]},"references-count":38,"alternative-id":["10.1145\/3037697.3037753","10.1145\/3037697"],"URL":"https:\/\/doi.org\/10.1145\/3037697.3037753","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/3093336.3037753","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/3093337.3037753","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2017,4,4]]},"assertion":[{"value":"2017-04-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}