{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:08:35Z","timestamp":1750306115122,"version":"3.41.0"},"reference-count":12,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2017,1,11]],"date-time":"2017-01-11T00:00:00Z","timestamp":1484092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2017,1,11]]},"abstract":"<jats:p>One challenge for the heterogeneous computing with the FPGA is how to bridge the development gap between SW and HW designs. The high level synthesis (HLS) technique allows producing hardware with high level languages like C. Design tools based on the HLS like Xilinx SDSoC and SDAccel are developed to speedup SW\/HW co-designs. However, the developers still require much circuit design skills to use these tools more efficiently. In this paper, we propose a heterogeneous computing platform based on the virtualization technology, namely hCODE.With the help of the virtualization, the HW and SW design can be totally separated. This brings multiple benefits like accelerating a program without modifying or recompiling it, enable high portability and scalability across different HW and operating system.<\/jats:p>","DOI":"10.1145\/3039902.3039918","type":"journal-article","created":{"date-parts":[[2017,1,17]],"date-time":"2017-01-17T13:42:08Z","timestamp":1484660528000},"page":"86-91","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["A Study of Heterogeneous Computing Design Method based on Virtualization Technology"],"prefix":"10.1145","volume":"44","author":[{"given":"Qian","family":"Zhao","sequence":"first","affiliation":[{"name":"Kumamoto University"}]},{"given":"Motoki","family":"Amagasaki","sequence":"additional","affiliation":[{"name":"Kumamoto University"}]},{"given":"Masahiro","family":"Iida","sequence":"additional","affiliation":[{"name":"Kumamoto University"}]},{"given":"Morihiro","family":"Kuga","sequence":"additional","affiliation":[{"name":"Kumamoto University"}]},{"given":"Toshinori","family":"Sueyoshi","sequence":"additional","affiliation":[{"name":"Kumamoto University"}]}],"member":"320","published-online":{"date-parts":[[2017,1,11]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"D. Evans \"How the Next Evolution of the Internet Is Changing Everything \" Cisco Internet Business Solutions Group Apr. 2011.  D. Evans \"How the Next Evolution of the Internet Is Changing Everything \" Cisco Internet Business Solutions Group Apr. 2011."},{"key":"e_1_2_1_2_1","unstructured":"Xilinx \"The Xilinx SDAccel Development Environment - Bringing The Best Performance\/Watt to the Data Center \" 2014.  Xilinx \"The Xilinx SDAccel Development Environment - Bringing The Best Performance\/Watt to the Data Center \" 2014."},{"key":"e_1_2_1_3_1","unstructured":"http:\/\/opencores.org  http:\/\/opencores.org"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2815631"},{"key":"e_1_2_1_5_1","unstructured":"XILLYBUS Ltd. http:\/\/xillybus.com  XILLYBUS Ltd. http:\/\/xillybus.com"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665678"},{"key":"e_1_2_1_7_1","unstructured":"Xilinx SDAccel http:\/\/www.xilinx.com\/products\/designtools\/software-zone\/sdaccel.html  Xilinx SDAccel http:\/\/www.xilinx.com\/products\/designtools\/software-zone\/sdaccel.html"},{"key":"e_1_2_1_8_1","unstructured":"Altera SDK for OpenCL http:\/\/dl.altera.com\/opencl\/  Altera SDK for OpenCL http:\/\/dl.altera.com\/opencl\/"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/2650280.2650362"},{"key":"e_1_2_1_10_1","unstructured":"https:\/\/cocoapods.org  https:\/\/cocoapods.org"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00778-011-0232-z"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950427"}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3039902.3039918","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3039902.3039918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:36:31Z","timestamp":1750217791000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3039902.3039918"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1,11]]},"references-count":12,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2017,1,11]]}},"alternative-id":["10.1145\/3039902.3039918"],"URL":"https:\/\/doi.org\/10.1145\/3039902.3039918","relation":{},"ISSN":["0163-5964"],"issn-type":[{"type":"print","value":"0163-5964"}],"subject":[],"published":{"date-parts":[[2017,1,11]]},"assertion":[{"value":"2017-01-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}