{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T18:32:04Z","timestamp":1772908324334,"version":"3.50.1"},"reference-count":38,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2017,7,11]],"date-time":"2017-07-11T00:00:00Z","timestamp":1499731200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"crossref","award":["2470"],"award-info":[{"award-number":["2470"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2017,10,31]]},"abstract":"<jats:p>Monolithic three-dimensional (M3D) integration is gaining momentum, as it has the potential to achieve significantly higher device density compared to 3D integration based on through-silicon vias. M3D integration uses several techniques that are not used in the fabrication of conventional integrated circuits (ICs). Therefore, a detailed analysis of the M3D fabrication process is required to understand the impact of defects that are likely to occur during chip fabrication. In this article, we first analyze electrostatic coupling in M3D ICs, which arises due to the aggressive scaling of the interlayer dielectric (ILD) thickness. We then analyze defects that arise due to voids created during wafer bonding, a key step in most M3D fabrication processes. We quantify the impact of these defects on the threshold voltage of a top-layer transistor in an M3D IC. We also show that wafer-bonding defects can lead to a change in the resistance of interlayer vias (ILVs), and in some cases lead to an open in an ILV or a short between two ILVs. We then analyze the impact of these defects on path delays using HSpice simulations. We study their impact on the effectiveness of delay-test patterns for multiple instances of IWLS 2005 benchmarks in which these defects were randomly injected. Our results show that the timing characteristics of an M3D IC can be significantly altered due to coupling and wafer-bonding defects if the thickness of its ILD is less than 100nm. Therefore, for such M3D ICs, test-generation methods must be enhanced to take M3D fabrication defects into account.<\/jats:p>","DOI":"10.1145\/3041026","type":"journal-article","created":{"date-parts":[[2017,7,11]],"date-time":"2017-07-11T20:00:35Z","timestamp":1499803235000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":40,"title":["Impact of Electrostatic Coupling and Wafer-Bonding Defects on Delay Testing of Monolithic 3D Integrated Circuits"],"prefix":"10.1145","volume":"13","author":[{"given":"Abhishek","family":"Koneru","sequence":"first","affiliation":[{"name":"Duke University"}]},{"given":"Sukeshwar","family":"Kannan","sequence":"additional","affiliation":[{"name":"GLOBALFOUNDRIES US Inc."}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[{"name":"Duke University, Durham, NC"}]}],"member":"320","published-online":{"date-parts":[[2017,7,11]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.425.0567"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717779"},{"issue":"8","key":"e_1_2_1_3_1","first-page":"853","article-title":"Integrated circuit with electrostatically coupled MOS transistors and method for producing such an integrated circuit. (Oct. 2014)","author":"Augendre E.","year":"2014","journal-title":"US Patent"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2223593"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223698"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131506"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2757088"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1149\/06405.0381ecst"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.4904938"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2013.6575646"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1149\/05809.0017ecst"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1149\/05007.0227ecst"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of SPIE","volume":"8763","author":"Dussault D."},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the 2015 IEEE Joint International EUROSOI Workshop and the International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS\u201915)","author":"Garidis K."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2012.6467714"},{"key":"e_1_2_1_16_1","unstructured":"The International Technology Roadmap for Semiconductors (ITRS): Interconnect. 2013. http:\/\/www.itrs2.net\/.  The International Technology Roadmap for Semiconductors (ITRS): Interconnect. 2013. http:\/\/www.itrs2.net\/."},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the 2015 IEEE International Reliability Physics Symposium. 4C.4.1--4C.4.5.","author":"Kannan S."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.192"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the 2015 IEEE International 3D Systems Integration Conference (3DIC\u201915)","author":"Kim S. W."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2273986"},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the 2010 Synopsys Users Group Conference. 1--19","author":"Loke A. L."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/968879.969190"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556234"},{"key":"e_1_2_1_24_1","volume-title":"CHIPS 2020 VOL. 2: New Vistas in Nanoelectronics. Springer, 51--91","author":"Or-Bach Z.","year":"2016"},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the 2006 SEMI\/IEEE ASMC Conference. 327--333","author":"Patterson O. D."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2205026"},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the 2014 IEEE Electronics Packaging Technology Conference (EPTC\u201914)","author":"Peng L."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2458339"},{"key":"e_1_2_1_29_1","doi-asserted-by":"crossref","unstructured":"I. Radu G. Gaudin W. van den Daele F. Letertre C. Mazure L. Di Cioccio T. Lacave F. Mazen P. Scheiblin T. Signamarcheix and S. Cristoloveanu. 2013. Novel low temperature 3D wafer stacking technology for high density device integration. In Proceedings of the 2013 IEEE European Solid-State Device Research Conference (ESSDERC\u201913). 151--154.  I. Radu G. Gaudin W. van den Daele F. Letertre C. Mazure L. Di Cioccio T. Lacave F. Mazen P. Scheiblin T. Signamarcheix and S. Cristoloveanu. 2013. Novel low temperature 3D wafer stacking technology for high density device integration. In Proceedings of the 2013 IEEE European Solid-State Device Research Conference (ESSDERC\u201913). 151--154.","DOI":"10.1109\/ESSDERC.2013.6818841"},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the 2013 IEEE International 3D Systems Integration Conference (3DIC\u201913)","author":"Rajendran B."},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the 2015 ITC 3D Test Workshop.","author":"Rearick J.","year":"2015"},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of the 2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S\u201915)","author":"Rubin J."},{"key":"e_1_2_1_33_1","volume-title":"Proceedings of the 2005 IEEE International Test Conference (ITC\u201905)","author":"Sato Y."},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the 2012 IEEE International 3D Systems Integration Conference (3DIC\u201912)","author":"Sekar D. C."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/1167704.1167715"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3100780"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043591"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2015.7333529"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3041026","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3041026","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:31Z","timestamp":1750215811000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3041026"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7,11]]},"references-count":38,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2017,10,31]]}},"alternative-id":["10.1145\/3041026"],"URL":"https:\/\/doi.org\/10.1145\/3041026","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"value":"1550-4832","type":"print"},{"value":"1550-4840","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,7,11]]},"assertion":[{"value":"2016-10-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-07-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}