{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:09:57Z","timestamp":1750306197759,"version":"3.41.0"},"reference-count":43,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2017,5,11]],"date-time":"2017-05-11T00:00:00Z","timestamp":1494460800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-0915010"],"award-info":[{"award-number":["CNS-0915010"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2017,11,30]]},"abstract":"<jats:p>Data-adaptable embedded systems operate on a variety of data streams, which requires a large degree of configurability and adaptability to support runtime changes in data stream inputs. Data-adaptable reconfigurable embedded systems, when decomposed into a series of tasks, enable a flexible runtime implementation in which a system can transition the execution of certain tasks between hardware and software while simultaneously continuing to process data during the transition. Efficient runtime scheduling of task transitions is needed to optimize system throughput and latency of the reconfiguration and transition periods. In this article, we provide an overview of a runtime framework enabling the efficient transition of tasks between software and hardware in response to changes in system inputs. We further present and analyze several runtime transition scheduling algorithms and highlight the latency and throughput tradeoffs for two data-adaptable systems. To evaluate the task transition selection algorithms, a case study was performed on an adaptable JPEG2000 implementation as well as three other synchronous dataflow systems characterized by transition latency and communication load.<\/jats:p>","DOI":"10.1145\/3047498","type":"journal-article","created":{"date-parts":[[2017,5,11]],"date-time":"2017-05-11T12:51:05Z","timestamp":1494507065000},"page":"1-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Task Transition Scheduling for Data-Adaptable Systems"],"prefix":"10.1145","volume":"16","author":[{"given":"Nathan","family":"Sandoval","sequence":"first","affiliation":[{"name":"University of Arizona, Tucson, AZ"}]},{"given":"Casey","family":"Mackin","sequence":"additional","affiliation":[{"name":"University of Arizona, Tucson, AZ"}]},{"given":"Sean","family":"Whitsitt","sequence":"additional","affiliation":[{"name":"University of Arizona, Tucson, AZ"}]},{"given":"Vijay Shankar","family":"Gopinath","sequence":"additional","affiliation":[{"name":"University of Arizona, Tucson, AZ"}]},{"given":"Sachidanand","family":"Mahadevan","sequence":"additional","affiliation":[{"name":"University of Arizona, Tucson, AZ"}]},{"given":"Andrew","family":"Milakovich","sequence":"additional","affiliation":[{"name":"University of Arizona, Tucson, AZ"}]},{"given":"Kyle","family":"Merry","sequence":"additional","affiliation":[{"name":"University of Arizona, Tucson, AZ"}]},{"given":"Jonathan","family":"Sprinkle","sequence":"additional","affiliation":[{"name":"University of Arizona, Tucson, AZ"}]},{"given":"Roman","family":"Lysecky","sequence":"additional","affiliation":[{"name":"University of Arizona, Tucson, AZ"}]}],"member":"320","published-online":{"date-parts":[[2017,5,11]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_2_1_1_1","DOI":"10.1007\/s10766-005-3590-6"},{"doi-asserted-by":"publisher","key":"e_1_2_1_2_1","DOI":"10.1109\/FCCM.2006.40"},{"volume-title":"ACM SIGPLAN Workshop on Optimization of Middleware and Distributed Systems. 82--93","author":"Bakshi A.","unstructured":"A. Bakshi , V. K. Prasanna , and A. Ledeczi . 2001. Milan: A model based integrated simulation framework for design of embedded systems . In ACM SIGPLAN Workshop on Optimization of Middleware and Distributed Systems. 82--93 . A. Bakshi, V. K. Prasanna, and A. Ledeczi. 2001. Milan: A model based integrated simulation framework for design of embedded systems. In ACM SIGPLAN Workshop on Optimization of Middleware and Distributed Systems. 82--93.","key":"e_1_2_1_3_1"},{"volume-title":"Embedded Signal Processing Conference (GSPx).","author":"Banerjee P.","unstructured":"P. Banerjee , G. Mittal , D. Zaretsky , and X. Tang . 2004. Binachip-fpga: A tool to map DSP software binaries and assembly programs onto FPGAs . In Embedded Signal Processing Conference (GSPx). P. Banerjee, G. Mittal, D. Zaretsky, and X. Tang. 2004. Binachip-fpga: A tool to map DSP software binaries and assembly programs onto FPGAs. In Embedded Signal Processing Conference (GSPx).","key":"e_1_2_1_4_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_5_1","DOI":"10.1109\/78.950795"},{"doi-asserted-by":"publisher","key":"e_1_2_1_6_1","DOI":"10.1145\/2003695.2003703"},{"doi-asserted-by":"publisher","key":"e_1_2_1_7_1","DOI":"10.1007\/11802839_48"},{"doi-asserted-by":"crossref","unstructured":"T. Cervero A. G\u00f3mez S. L\u00f3pez R. Sarmiento J. Dondo F. Rinc\u00f3n and J. C. L\u00f3pez. 2013. A hierarchical scheduling and management solution for dynamic reconfiguration in FPGA-based embedded systems. SPIE Microtechnologies. International Society for Optics and Photonics. 1--9.  T. Cervero A. G\u00f3mez S. L\u00f3pez R. Sarmiento J. Dondo F. Rinc\u00f3n and J. C. L\u00f3pez. 2013. A hierarchical scheduling and management solution for dynamic reconfiguration in FPGA-based embedded systems. SPIE Microtechnologies. International Society for Optics and Photonics. 1--9.","key":"e_1_2_1_8_1","DOI":"10.1117\/12.2021270"},{"doi-asserted-by":"publisher","key":"e_1_2_1_9_1","DOI":"10.1145\/2560037"},{"key":"e_1_2_1_10_1","article-title":"Closed-loop-based self-adaptive hardware\/software-embedded systems: design methodology and smart cam case study","volume":"10","author":"Diguet J. P.","year":"2010","unstructured":"J. P. Diguet , Y. Eustache , and G. Gogniat . 2010 . Closed-loop-based self-adaptive hardware\/software-embedded systems: design methodology and smart cam case study . ACM Transactions on Embedded Computing Systems (TECS) 10 , 3, Article 38, 1--28. J. P. Diguet, Y. Eustache, and G. Gogniat. 2010. Closed-loop-based self-adaptive hardware\/software-embedded systems: design methodology and smart cam case study. ACM Transactions on Embedded Computing Systems (TECS) 10, 3, Article 38, 1--28.","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"volume-title":"Conference on Reconfigurable Communication-Centric SoCs (ReCoSoC). 237--242","author":"Faure E.","unstructured":"E. Faure , A. Greiner , and D. Genius . 2006. A generic hardware\/software communication mechanism for multi-processor system on chip, targeting telecommunication applications . In Conference on Reconfigurable Communication-Centric SoCs (ReCoSoC). 237--242 . E. Faure, A. Greiner, and D. Genius. 2006. A generic hardware\/software communication mechanism for multi-processor system on chip, targeting telecommunication applications. In Conference on Reconfigurable Communication-Centric SoCs (ReCoSoC). 237--242.","key":"e_1_2_1_11_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_12_1","DOI":"10.1155\/ES\/2006\/56320"},{"doi-asserted-by":"publisher","key":"e_1_2_1_13_1","DOI":"10.1145\/1880050.1880052"},{"doi-asserted-by":"publisher","key":"e_1_2_1_14_1","DOI":"10.1109\/FPGA.2000.903392"},{"key":"e_1_2_1_15_1","article-title":"Reconfiguration and communication-aware task scheduling for high-performance reconfigurable computing","volume":"3","author":"Huang M.","year":"2010","unstructured":"M. Huang , V. Narayana , H. Simmler , O. Serres , and T. El-Ghazawi . 2010 . Reconfiguration and communication-aware task scheduling for high-performance reconfigurable computing . ACM Transactions on Reconfigurable Technology and Systems (TRETS) 3 , 4, Article 20, 1--25. M. Huang, V. Narayana, H. Simmler, O. Serres, and T. El-Ghazawi. 2010. Reconfiguration and communication-aware task scheduling for high-performance reconfigurable computing. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 3, 4, Article 20, 1--25.","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"unstructured":"Impulse Accelerated Technologies. 2010. Impulse CoDeveloper www.impulseaccelerated.com.  Impulse Accelerated Technologies. 2010. Impulse CoDeveloper www.impulseaccelerated.com.","key":"e_1_2_1_16_1"},{"unstructured":"Jacqaurd Computing. 2001. ROCCC 2.0. Retrieved from http:\/\/www.jacquardcomputing.com\/roccc\/.  Jacqaurd Computing. 2001. ROCCC 2.0. Retrieved from http:\/\/www.jacquardcomputing.com\/roccc\/.","key":"e_1_2_1_17_1"},{"unstructured":"JPEG 2000. 2004. ISO\/IEC IS 15444--1: JPEG 2000 Image Coding System: Core Coding System.  JPEG 2000. 2004. ISO\/IEC IS 15444--1: JPEG 2000 Image Coding System: Core Coding System.","key":"e_1_2_1_18_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_19_1","DOI":"10.1007\/BFb0053381"},{"doi-asserted-by":"publisher","key":"e_1_2_1_20_1","DOI":"10.1109\/DATE.2010.5457205"},{"doi-asserted-by":"publisher","key":"e_1_2_1_21_1","DOI":"10.1007\/978-3-642-12133-3_19"},{"doi-asserted-by":"crossref","unstructured":"S. Neema J. Sztipanovits G. Karsai and K. Butts. 2003. Constraint-based design-space exploration and model synthesis. Embedded Software Springer LNCS 2855\/2003 290--305.  S. Neema J. Sztipanovits G. Karsai and K. Butts. 2003. Constraint-based design-space exploration and model synthesis. Embedded Software Springer LNCS 2855\/2003 290--305.","key":"e_1_2_1_22_1","DOI":"10.1007\/978-3-540-45212-6_19"},{"doi-asserted-by":"publisher","key":"e_1_2_1_23_1","DOI":"10.1109\/SECON.2005.1423263"},{"doi-asserted-by":"publisher","key":"e_1_2_1_24_1","DOI":"10.1145\/2068716.2068722"},{"doi-asserted-by":"publisher","key":"e_1_2_1_25_1","DOI":"10.1109\/DSD.2012.59"},{"doi-asserted-by":"publisher","key":"e_1_2_1_26_1","DOI":"10.1109\/ISCAS.2007.378618"},{"doi-asserted-by":"publisher","key":"e_1_2_1_27_1","DOI":"10.1145\/1391962.1391966"},{"doi-asserted-by":"publisher","key":"e_1_2_1_28_1","DOI":"10.1109\/ECBS.2013.25"},{"doi-asserted-by":"publisher","key":"e_1_2_1_29_1","DOI":"10.1109\/FPT.2013.6718382"},{"doi-asserted-by":"publisher","key":"e_1_2_1_30_1","DOI":"10.1109\/CSE.2009.490"},{"doi-asserted-by":"publisher","key":"e_1_2_1_31_1","DOI":"10.1109\/ICCAD.2007.4397281"},{"doi-asserted-by":"publisher","key":"e_1_2_1_32_1","DOI":"10.1109\/IPDPS.2009.5161220"},{"doi-asserted-by":"publisher","key":"e_1_2_1_33_1","DOI":"10.1145\/2228360.2228514"},{"doi-asserted-by":"publisher","key":"e_1_2_1_34_1","DOI":"10.1109\/ACSD.2006.23"},{"doi-asserted-by":"publisher","key":"e_1_2_1_35_1","DOI":"10.1145\/502217.502235"},{"doi-asserted-by":"publisher","key":"e_1_2_1_36_1","DOI":"10.1145\/2442116.2442120"},{"doi-asserted-by":"publisher","key":"e_1_2_1_37_1","DOI":"10.1145\/2508443.2508448"},{"doi-asserted-by":"publisher","key":"e_1_2_1_38_1","DOI":"10.1109\/FCCM.2005.35"},{"doi-asserted-by":"publisher","key":"e_1_2_1_39_1","DOI":"10.1109\/FPT.2007.4439230"},{"unstructured":"Xilinx Inc. 2010. Fast Simplex Link (FSL). Retrieved from www.xilinx.com\/products\/ipcenter\/FSL.htm.  Xilinx Inc. 2010. Fast Simplex Link (FSL). Retrieved from www.xilinx.com\/products\/ipcenter\/FSL.htm.","key":"e_1_2_1_40_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_41_1","DOI":"10.1145\/1698759.1698763"},{"doi-asserted-by":"publisher","key":"e_1_2_1_42_1","DOI":"10.1109\/SEAMS.2012.6224393"},{"doi-asserted-by":"crossref","unstructured":"J. Zhu I. Sander and A. Jantsch. 2010. Pareto efficient design for reconfigurable streaming applications on CPU\/FPGAs. In Design Automation and Test in Europe (DATE). 1035--1040.  J. Zhu I. Sander and A. Jantsch. 2010. Pareto efficient design for reconfigurable streaming applications on CPU\/FPGAs. In Design Automation and Test in Europe (DATE). 1035--1040.","key":"e_1_2_1_43_1","DOI":"10.1109\/DATE.2010.5456962"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3047498","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3047498","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3047498","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:50:26Z","timestamp":1750218626000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3047498"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5,11]]},"references-count":43,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2017,11,30]]}},"alternative-id":["10.1145\/3047498"],"URL":"https:\/\/doi.org\/10.1145\/3047498","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2017,5,11]]},"assertion":[{"value":"2014-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-05-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}