{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T16:48:55Z","timestamp":1771951735928,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,4,3]],"date-time":"2017-04-03T00:00:00Z","timestamp":1491177600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,4,3]]},"DOI":"10.1145\/3050220.3050234","type":"proceedings-article","created":{"date-parts":[[2017,4,10]],"date-time":"2017-04-10T12:27:28Z","timestamp":1491827248000},"page":"122-135","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":123,"title":["P4FPGA"],"prefix":"10.1145","author":[{"given":"Han","family":"Wang","sequence":"first","affiliation":[{"name":"Cornell University"}]},{"given":"Robert","family":"Soul\u00e9","sequence":"additional","affiliation":[{"name":"Universit\u00e0 della Svizzera italiana, Barefoot Networks"}]},{"given":"Huynh Tu","family":"Dang","sequence":"additional","affiliation":[{"name":"Universit\u00e0 della Svizzera italiana"}]},{"given":"Ki Suh","family":"Lee","sequence":"additional","affiliation":[{"name":"Cornell University"}]},{"given":"Vishal","family":"Shrivastav","sequence":"additional","affiliation":[{"name":"Cornell University"}]},{"given":"Nate","family":"Foster","sequence":"additional","affiliation":[{"name":"Cornell University, Barefoot Networks"}]},{"given":"Hakim","family":"Weatherspoon","sequence":"additional","affiliation":[{"name":"Cornell University"}]}],"member":"320","published-online":{"date-parts":[[2017,4,3]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Modular SRAM-Based Binary Content-Addressable Memories. In IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)","author":"Abdelhadi A.","year":"2015","unstructured":"A. Abdelhadi and G. Lemieux . Modular SRAM-Based Binary Content-Addressable Memories. In IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) , May 2015 . A. Abdelhadi and G. Lemieux. Modular SRAM-Based Binary Content-Addressable Memories. In IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), May 2015."},{"key":"e_1_3_2_1_2_1","unstructured":"AccelDSP Synthesis Tool. http:\/\/www.xilinx.com\/tools\/acceldsp.htm.  AccelDSP Synthesis Tool. http:\/\/www.xilinx.com\/tools\/acceldsp.htm."},{"key":"e_1_3_2_1_3_1","unstructured":"Algorithms in Logic. www.algo-logic.com.  Algorithms in Logic. www.algo-logic.com."},{"key":"e_1_3_2_1_4_1","unstructured":"Arista 7050X Switch Architecture. https:\/\/solutions.arista.com\/hubfs\/Arista\/Datasheets\/Arista_7050X_Switch_Architecture_V0.51_2.pdf.  Arista 7050X Switch Architecture. https:\/\/solutions.arista.com\/hubfs\/Arista\/Datasheets\/Arista_7050X_Switch_Architecture_V0.51_2.pdf."},{"key":"e_1_3_2_1_5_1","unstructured":"Axonerve. Axonerve Low Latency Matching Engine Synthesizable IP Core.  Axonerve. Axonerve Low Latency Matching Engine Synthesizable IP Core."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2656877.2656890"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2486001.2486011"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.19"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024396"},{"key":"e_1_3_2_1_10_1","unstructured":"Corsa. Corsa DP6420 OpenFlow data plane. http:\/\/www.corsa.com\/products\/dp6420.  Corsa. Corsa DP6420 OpenFlow data plane. http:\/\/www.corsa.com\/products\/dp6420."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2935634.2935638"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2774993.2774999"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3050220.3050231"},{"key":"e_1_3_2_1_14_1","author":"Dhawan U.","year":"2015","unstructured":"U. Dhawan and A. Dehon . Area-Efficient Near-Associative Memories on FPGAs. ACM Transactions on Reconfigurable Technology System , Jan. 2015 . U. Dhawan and A. Dehon. Area-Efficient Near-Associative Memories on FPGAs. ACM Transactions on Reconfigurable Technology System, Jan. 2015.","journal-title":"Area-Efficient Near-Associative Memories on FPGAs. ACM Transactions on Reconfigurable Technology System"},{"key":"e_1_3_2_1_15_1","unstructured":"DPDK. http:\/\/dpdk.org\/.  DPDK. http:\/\/dpdk.org\/."},{"key":"e_1_3_2_1_16_1","unstructured":"ExaBlaze. Exalink Fusion. https:\/\/exablaze.com\/exalink-fusion.  ExaBlaze. Exalink Fusion. https:\/\/exablaze.com\/exalink-fusion."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2015.7110117"},{"key":"e_1_3_2_1_18_1","volume-title":"Optimistic aborts for geo-distributed transactions. CoRR, abs\/1610.07459","author":"Jepsen T.","year":"2016","unstructured":"T. Jepsen , L. P. de Sousa , H. T. Dang , F. Pedone , and R. Soul\u00e9 . Optimistic aborts for geo-distributed transactions. CoRR, abs\/1610.07459 , 2016 . T. Jepsen, L. P. de Sousa, H. T. Dang, F. Pedone, and R. Soul\u00e9. Optimistic aborts for geo-distributed transactions. CoRR, abs\/1610.07459, 2016."},{"key":"e_1_3_2_1_19_1","unstructured":"J. Z. J.K Lee. LBSwitch: Your Switch is Your Server Load-Balancer. http:\/\/p4.org\/p4-workshop-2016\/ May 2016.  J. Z. J.K Lee. LBSwitch: Your Switch is Your Server Load-Balancer. http:\/\/p4.org\/p4-workshop-2016\/ May 2016."},{"key":"e_1_3_2_1_20_1","volume-title":"12th USENIX Symposium on Networked Systems Design and Implementation. USENIX Association","author":"Jose L.","year":"2015","unstructured":"L. Jose , L. Yan , G. Varghese , and N. McKeown . Compiling Packet Programs to Reconfigurable Switches . In 12th USENIX Symposium on Networked Systems Design and Implementation. USENIX Association , May 2015 . L. Jose, L. Yan, G. Varghese, and N. McKeown. Compiling Packet Programs to Reconfigurable Switches. In 12th USENIX Symposium on Networked Systems Design and Implementation. USENIX Association, May 2015."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689064"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/279227.279229"},{"key":"e_1_3_2_1_23_1","unstructured":"P. Lapukhov. Data-plane probe for in-band telemetry collection. https:\/\/tools.ietf.org\/html\/draft-lapukhov-dataplane-probe-00.  P. Lapukhov. Data-plane probe for in-band telemetry collection. https:\/\/tools.ietf.org\/html\/draft-lapukhov-dataplane-probe-00."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934872.2934897"},{"key":"e_1_3_2_1_25_1","volume-title":"OSDI16","author":"Li J.","year":"2016","unstructured":"J. Li , E. Michael , N. K. Sharma , A. Szekeres , and D. R. K. Ports . Just Say NO to Paxos Overhead: Replacing Consensus with Network Ordering . In OSDI16 , Nov. 2016 . J. Li, E. Michael, N. K. Sharma, A. Szekeres, and D. R. K. Ports. Just Say NO to Paxos Overhead: Replacing Consensus with Network Ordering. In OSDI16, Nov. 2016."},{"key":"e_1_3_2_1_26_1","unstructured":"Mininet. http:\/\/mininet.org.  Mininet. http:\/\/mininet.org."},{"key":"e_1_3_2_1_27_1","volume-title":"CreateSpace","author":"Nikhil R.","year":"2010","unstructured":"R. Nikhil and K. Czeck . BSV by Example . CreateSpace , 2010 . R. Nikhil and K. Czeck. BSV by Example. CreateSpace, 2010."},{"key":"e_1_3_2_1_28_1","unstructured":"Open-NFP. http:\/\/open-nfp.org\/.  Open-NFP. http:\/\/open-nfp.org\/."},{"key":"e_1_3_2_1_29_1","unstructured":"Open vSwitch. http:\/\/www.openvswitch.org.  Open vSwitch. http:\/\/www.openvswitch.org."},{"key":"e_1_3_2_1_30_1","unstructured":"P4. P4 Behavioral Model. https:\/\/github.com\/p4lang\/p4c-bm.  P4. P4 Behavioral Model. https:\/\/github.com\/p4lang\/p4c-bm."},{"key":"e_1_3_2_1_31_1","unstructured":"P4. P4 Specification. http:\/\/p4.org\/spec\/.  P4. P4 Specification. http:\/\/p4.org\/spec\/."},{"key":"e_1_3_2_1_32_1","unstructured":"P4 Behavioral Model. https:\/\/github.com\/p4lang.  P4 Behavioral Model. https:\/\/github.com\/p4lang."},{"key":"e_1_3_2_1_33_1","unstructured":"P4@ELTE. http:\/\/p4.elte.hu\/.  P4@ELTE. http:\/\/p4.elte.hu\/."},{"key":"e_1_3_2_1_34_1","unstructured":"P4.org. http:\/\/p4.org.  P4.org. http:\/\/p4.org."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934872.2934886"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.46"},{"key":"e_1_3_2_1_38_1","unstructured":"T. Tofigh. Dynamic Analytics for Programmable NICs Utilizing P4. http:\/\/p4.org\/p4-workshop-2016\/ May 2016.  T. Tofigh. Dynamic Analytics for Programmable NICs Utilizing P4. http:\/\/p4.org\/p4-workshop-2016\/ May 2016."},{"key":"e_1_3_2_1_39_1","unstructured":"Xilinx. SDNet. http:\/\/www.xilinx.com\/products\/design-tools\/software-zone\/sdnet.html.  Xilinx. SDNet. http:\/\/www.xilinx.com\/products\/design-tools\/software-zone\/sdnet.html."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.61"}],"event":{"name":"SOSR '17: Symposium on SDN Research","location":"Santa Clara CA USA","acronym":"SOSR '17","sponsor":["SIGCOMM ACM Special Interest Group on Data Communication","ONS Open Networking Summit"]},"container-title":["Proceedings of the Symposium on SDN Research"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3050220.3050234","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3050220.3050234","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:36:27Z","timestamp":1750217787000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3050220.3050234"}},"subtitle":["A Rapid Prototyping Framework for P4"],"short-title":[],"issued":{"date-parts":[[2017,4,3]]},"references-count":40,"alternative-id":["10.1145\/3050220.3050234","10.1145\/3050220"],"URL":"https:\/\/doi.org\/10.1145\/3050220.3050234","relation":{},"subject":[],"published":{"date-parts":[[2017,4,3]]},"assertion":[{"value":"2017-04-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}