{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:12:28Z","timestamp":1761581548313,"version":"3.41.0"},"reference-count":74,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2017,3,31]],"date-time":"2017-03-31T00:00:00Z","timestamp":1490918400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF CAREER","award":["CCF-1208933 and CCF-1217738"],"award-info":[{"award-number":["CCF-1208933 and CCF-1217738"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2017,3,31]]},"abstract":"<jats:p>Multilevel\/triple-level cell nonvolatile memories (MLC\/TLC NVMs) such as phase-change memory (PCM) and resistive RAM (RRAM) are the subject of active research and development as replacement candidates for DRAM, which is limited by its high refresh power and poor scaling potential. In addition to the benefits of nonvolatility (low refresh power) and improved scalability, MLC\/TLC NVMs offer high data density and memory capacity over DRAM. However, the viability of MLC\/TLC NVMs is limited primarily due to the high programming energy and latency as well as the low endurance of NVM cells; these are primarily attributed to the iterative program-and-verify procedure necessary for programming the NVM cells.<\/jats:p>\n          <jats:p>\n            This article proposes compression-expansion (CompEx) coding, a low overhead scheme that synergistically integrates pattern-based compression with expansion coding to realize simultaneous energy, latency, and lifetime improvements in MLC\/TLC NVMs. CompEx coding is agnostic to the choice of compression technique; in this work, we evaluate CompEx coding using both frequent pattern compression (FPC) and base-delta-immediate (B\u0394I) compression. CompEx coding integrates FPC\/B\u0394I with (\n            <jats:italic>k<\/jats:italic>\n            ,\n            <jats:italic>m<\/jats:italic>\n            )\n            <jats:sub>\n              <jats:italic>q<\/jats:italic>\n            <\/jats:sub>\n            \u201cexpansion\u201d coding; expansion codes are a class of\n            <jats:italic>q<\/jats:italic>\n            -ary linear block codes that encode data using only the low energy states of a\n            <jats:italic>q<\/jats:italic>\n            -ary NVM cell. CompEx coding simultaneously reduces energy and latency and improves lifetime for negligible-to-no memory overhead and negligible logic overhead (\u2248 10k gates, which is &lt;0.1% per NVM module). Furthermore, we also propose CompEx++ coding, which extends CompEx coding by leveraging the variable compressibility of pattern-based compression techniques. CompEx++ coding integrates custom expansion codes to each of the compression patterns to exploit maximum energy\/latency benefits of CompEx coding. Our full-system simulations using TLC RRAM show that CompEx\/CompEx++ coding reduces total memory energy by 57%\/61% and write latency by 23.5%\/26%; these improvements translate to a 5.7%\/10.6% improvement in IPC, a 11.8%\/19.9% improvement in main memory bandwidth, and 1.8 \u00d7 improvement in lifetime over classical binary coding using data-comparison write. CompEx\/CompEx++ coding thus addresses the programming energy\/latency and lifetime challenges of MLC\/TLC NVMs that pose a serious technological roadblock to their adoption in high-performance computing systems.\n          <\/jats:p>","DOI":"10.1145\/3050440","type":"journal-article","created":{"date-parts":[[2017,4,14]],"date-time":"2017-04-14T12:18:48Z","timestamp":1492172328000},"page":"1-30","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":27,"title":["CompEx++"],"prefix":"10.1145","volume":"14","author":[{"given":"Poovaiah M.","family":"Palangappa","sequence":"first","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kartik","family":"Mohanram","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,4,14]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/368122.368872"},{"key":"e_1_2_1_2_1","unstructured":"A. Alameldeen and D. Wood. 2004. Frequent Pattern Compression: A Significance-Based Compression Scheme for L2 Caches. Technical Report. University of Wisconsin--Madison.  A. Alameldeen and D. Wood. 2004. Frequent Pattern Compression: A Significance-Based Compression Scheme for L2 Caches. Technical Report. University of Wisconsin--Madison."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665696"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081426"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168941"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419228"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006439"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the 2005 USENIX Annual Technical Conference.","author":"Bellard Fabrice","year":"2005","unstructured":"Fabrice Bellard . 2005 . QEMU, a fast and portable dynamic translator . In Proceedings of the 2005 USENIX Annual Technical Conference. Fabrice Bellard. 2005. QEMU, a fast and portable dynamic translator. In Proceedings of the 2005 USENIX Annual Technical Conference."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131539"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657054"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020989"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000086"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"e_1_2_1_16_1","unstructured":"D. Costello and Shu Lin. 2004. Error Control Coding. Pearson Higher Education.  D. Costello and Shu Lin. 2004. Error Control Coding. Pearson Higher Education."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2014.6880482"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722206"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.6"},{"volume-title":"Proceedings of the 2013 International Symposium on High Performance Computer Architecture.","author":"Ham Tae Jun","key":"e_1_2_1_20_1","unstructured":"Tae Jun Ham , Bharath K. Chelepalli , Neng Xue , and Benjamin C. Lee . 2013. Disintegrated control for energy-efficient and heterogeneous memory systems . In Proceedings of the 2013 International Symposium on High Performance Computer Architecture. Tae Jun Ham, Bharath K. Chelepalli, Neng Xue, and Benjamin C. Lee. 2013. Disintegrated control for energy-efficient and heterogeneous memory systems. In Proceedings of the 2013 International Symposium on High Performance Computer Architecture."},{"key":"e_1_2_1_21_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J. L.","year":"2011","unstructured":"J. L. Hennessy and D. A. Patterson . 2011 . Computer Architecture: A Quantitative Approach ( 5 th ed.). Morgan Kaufmann . J. L. Hennessy and D. A. Patterson. 2011. Computer Architecture: A Quantitative Approach (5th ed.). Morgan Kaufmann.","edition":"5"},{"key":"e_1_2_1_22_1","unstructured":"ITRS. 2011. International Technology Roadmap for Semiconductors. Available at http:\/\/www.itrs2.net\/2011-itrs.html  ITRS. 2011. International Technology Roadmap for Semiconductors. Available at http:\/\/www.itrs2.net\/2011-itrs.html"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.10"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333672"},{"volume-title":"Proceedings of the 2012 International Symposium on High Performance Computer Architecture.","author":"Jiang Lei","key":"e_1_2_1_25_1","unstructured":"Lei Jiang , Bo Zhao , Youtao Zhang , Jun Yang , and Bruce R. Childers . 2012c. Improving write operations in MLC phase change memory . In Proceedings of the 2012 International Symposium on High Performance Computer Architecture. Lei Jiang, Bo Zhao, Youtao Zhang, Jun Yang, and Bruce R. Childers. 2012c. Improving write operations in MLC phase change memory. In Proceedings of the 2012 International Symposium on High Performance Computer Architecture."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131478"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.888349"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228520"},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the 2010 International Conference on Dependable Systems and Networks.","author":"Kong Jingei","year":"2010","unstructured":"Jingei Kong and Huiyang Zhou . 2010 . Improving privacy and lifetime of PCM-based main memory . In Proceedings of the 2010 International Conference on Dependable Systems and Networks. Jingei Kong and Huiyang Zhou. 2010. Improving privacy and lifetime of PCM-based main memory. In Proceedings of the 2010 International Conference on Dependable Systems and Networks."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2165974"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.62"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908001"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_2_1_37_1","first-page":"1","article-title":"A limit study on the potential of compression for improving memory system performance, power consumption, and cost","volume":"7","author":"Mahapatra Nihar R.","year":"2005","unstructured":"Nihar R. Mahapatra , Jiangjiang Liu , Krishnan Sundaresan , Srinivas Dangeti , and Balakrishna V. Venkatrao . 2005 . A limit study on the potential of compression for improving memory system performance, power consumption, and cost . Journal of Instruction-Level Parallelism 7 , 1 -- 37 . Nihar R. Mahapatra, Jiangjiang Liu, Krishnan Sundaresan, Srinivas Dangeti, and Balakrishna V. Venkatrao. 2005. A limit study on the potential of compression for improving memory system performance, power consumption, and cost. Journal of Instruction-Level Parallelism 7, 1--37.","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"e_1_2_1_38_1","first-page":"19","article-title":"Memory bandwidth and machine balance in current high performance computers","volume":"12","author":"McCalpin John D.","year":"1995","unstructured":"John D. McCalpin . 1995 . Memory bandwidth and machine balance in current high performance computers . IEEE Computer Society Technical Committee on Computer Architecture Newsletter 12 , 19 -- 25 . John D. McCalpin. 1995. Memory bandwidth and machine balance in current high performance computers. IEEE Computer Society Technical Committee on Computer Architecture Newsletter 12, 19--25.","journal-title":"IEEE Computer Society Technical Committee on Computer Architecture Newsletter"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418973"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657035"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2506555"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742110"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446056"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750377"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370870"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337203"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815981"},{"volume-title":"Proceedings of the 2009 International Symposium on Microarchitecture.","author":"Qureshi M. K.","key":"e_1_2_1_51_1","unstructured":"M. K. Qureshi , J. Karidis , M. Fraceschini , V. Srinivasan , L. Lastras , and B. Abali . 2009. Enhancing lifetime and security of phase change memories via start-gap wear leveling . In Proceedings of the 2009 International Symposium on Microarchitecture. M. K. Qureshi, J. Karidis, M. Fraceschini, V. Srinivasan, L. Lastras, and B. Abali. 2009. Enhancing lifetime and security of phase change memories via start-gap wear leveling. In Proceedings of the 2009 International Symposium on Microarchitecture."},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540715"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485960"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816014"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835972"},{"key":"e_1_2_1_58_1","volume-title":"SPEC CPU2006","author":"SPEC.","year":"2006","unstructured":"SPEC. 2006 . SPEC CPU2006 . Retrieved February 23, 2017, from https:\/\/www.spec.org\/cpu2006\/. SPEC. 2006. SPEC CPU2006. Retrieved February 23, 2017, from https:\/\/www.spec.org\/cpu2006\/."},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2016.7495263"},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081394"},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2012.90"},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488867"},{"volume-title":"Proceedings of the 2010 International Symposium on Circuits and Systems.","author":"Yang B.","key":"e_1_2_1_65_1","unstructured":"B. Yang , J. Lee , J. Kim , J. Cho , S. Lee , and B. Yu . 2010. A low power phase change random access memory using a data-comparison write scheme . In Proceedings of the 2010 International Symposium on Circuits and Systems. B. Yang, J. Lee, J. Kim, J. Cho, S. Lee, and B. Yu. 2010. A low power phase change random access memory using a data-comparison write scheme. In Proceedings of the 2010 International Symposium on Circuits and Systems."},{"key":"e_1_2_1_66_1","volume-title":"Proceedings of the 2002 International Symposium on Microarchitecture.","author":"Yang Jun","year":"2002","unstructured":"Jun Yang and Rajiv Gupta . 2002 . Energy efficient frequent value data cache design . In Proceedings of the 2002 International Symposium on Microarchitecture. Jun Yang and Rajiv Gupta. 2002. Energy efficient frequent value data cache design. In Proceedings of the 2002 International Symposium on Microarchitecture."},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360154"},{"key":"e_1_2_1_68_1","volume-title":"Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications.","author":"Yim Keun Soo","year":"2004","unstructured":"Keun Soo Yim , Jihong Kim , and Kern Koh . 2004 . Performance analysis of on-chip cache and main memory compression systems for high-end parallel computers . In Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications. Keun Soo Yim, Jihong Kim, and Kern Koh. 2004. Performance analysis of on-chip cache and main memory compression systems for high-end parallel computers. In Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications."},{"key":"e_1_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503221"},{"key":"e_1_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694387"},{"key":"e_1_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2012.39"},{"volume-title":"Proceedings of the 2013 International Symposium on High Performance Computer Architecture.","author":"Yue J.","key":"e_1_2_1_73_1","unstructured":"J. Yue and Y. Zhu . 2013. Accelerating write by exploiting PCM asymmetries . In Proceedings of the 2013 International Symposium on High Performance Computer Architecture. J. Yue and Y. Zhu. 2013. Accelerating write by exploiting PCM asymmetries. In Proceedings of the 2013 International Symposium on High Performance Computer Architecture."},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593217"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3050440","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3050440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:36:28Z","timestamp":1750217788000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3050440"}},"subtitle":["Compression-Expansion Coding for Energy, Latency, and Lifetime Improvements in MLC\/TLC NVMs"],"short-title":[],"issued":{"date-parts":[[2017,3,31]]},"references-count":74,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2017,3,31]]}},"alternative-id":["10.1145\/3050440"],"URL":"https:\/\/doi.org\/10.1145\/3050440","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2017,3,31]]},"assertion":[{"value":"2016-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-04-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}