{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:08:39Z","timestamp":1750306119908,"version":"3.41.0"},"reference-count":17,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T00:00:00Z","timestamp":1497484800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2017,10,31]]},"abstract":"<jats:p>\n            A critical task during early chip design is the efficient verification of the chip power distribution network. Vectorless verification, developed since the mid-2000s as an alternative to traditional simulation-based methods, requires the user to specify current constraints (budgets) for the underlying circuitry and checks if the corresponding voltage variations on all grid nodes are within a user-specified margin. This framework is extremely powerful, as it allows for efficient and early verification, but specifying\/obtaining current constraints remains a burdensome task for users and a hurdle to adoption of this framework by the industry. Recently, the\n            <jats:italic>inverse<\/jats:italic>\n            problem has been introduced: Generate circuit current constraints that, if satisfied by the underlying logic circuitry, would guarantee grid safety from excessive voltage variations. This approach has many potential applications, including various grid quality metrics, as well as voltage drop-aware placement and floorplanning. So far, this framework has been developed assuming only resistive and capacitive (RC) elements in the power grid model. Inductive effects are becoming a significant component of the power supply noise and can no longer be ignored. In this article, we extend the constraints generation approach to allow for inductance. We give a rigorous problem definition and develop some key theoretical results related to maximality of the current space defined by the constraints. Based on this, we then develop three constraints generation algorithms that target the peak total chip power that is allowed by the grid, the uniformity of current distribution across the die area, and a combination of both metrics.\n          <\/jats:p>","DOI":"10.1145\/3054746","type":"journal-article","created":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T19:48:18Z","timestamp":1497556098000},"page":"1-39","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Generating Current Constraints to Guarantee RLC Power Grid Safety"],"prefix":"10.1145","volume":"22","author":[{"given":"Zahi","family":"Moudallal","sequence":"first","affiliation":[{"name":"University of Toronto, Ontario, Canada"}]},{"given":"Farid N.","family":"Najm","sequence":"additional","affiliation":[{"name":"University of Toronto, Ontario, Canada"}]}],"member":"320","published-online":{"date-parts":[[2017,6,15]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2096593"},{"key":"e_1_2_1_2_1","unstructured":"R. G. Bartle and D. R. Sherbert. 1992. Introduction to Real Analysis. Wiley New York NY.  R. G. Bartle and D. R. Sherbert. 1992. Introduction to Real Analysis. Wiley New York NY."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611971262"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2589899"},{"volume-title":"Applied Discrete Structures","author":"Joshi K. D.","key":"e_1_2_1_5_1","unstructured":"K. D. Joshi . 2001. Applied Discrete Structures . New Age International Pvt Ltd Publishers . K. D. Joshi. 2001. Applied Discrete Structures. New Age International Pvt Ltd Publishers."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775861"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597177"},{"volume-title":"Numerical Methods for Ordinary Differential Systems: The Initial Value Problem","author":"Lambert J. D.","key":"e_1_2_1_8_1","unstructured":"J. D. Lambert . 1991. Numerical Methods for Ordinary Differential Systems: The Initial Value Problem . John Wiley 8 Sons, Inc., New York, NY. J. D. Lambert. 1991. Numerical Methods for Ordinary Differential Systems: The Initial Value Problem. John Wiley 8 Sons, Inc., New York, NY."},{"volume-title":"Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)","author":"Lee W.-H.","key":"e_1_2_1_9_1","unstructured":"W.-H. Lee , S. Pant , and D. Blaauw . 2004. Analysis and reduction of on-chip inductance effects in power supply grids . In Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED) . San Jose, CA, 131--136. W.-H. Lee, S. Pant, and D. Blaauw. 2004. Analysis and reduction of on-chip inductance effects in power supply grids. In Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED). San Jose, CA, 131--136."},{"key":"e_1_2_1_10_1","unstructured":"MOSEK ApS. 2015. The MOSEK C Optimizer API Manual. Version 7.1 (Revision 28). Retrieved from DOI:http:\/\/docs.mosek.com\/7.1\/toolbox\/index.html.  MOSEK ApS. 2015. The MOSEK C Optimizer API Manual. Version 7.1 (Revision 28). Retrieved from DOI:http:\/\/docs.mosek.com\/7.1\/toolbox\/index.html."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059031"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2524659"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055152"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996616"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898718003"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.64"},{"volume-title":"Matrix Iterative Analysis","author":"Varga R. S.","key":"e_1_2_1_17_1","unstructured":"R. S. Varga . 1962. Matrix Iterative Analysis . Prentice-Hall, Inc. , Englewood Cliffs, NJ . R. S. Varga. 1962. Matrix Iterative Analysis. Prentice-Hall, Inc., Englewood Cliffs, NJ."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3054746","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3054746","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:36:43Z","timestamp":1750217803000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3054746"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,15]]},"references-count":17,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2017,10,31]]}},"alternative-id":["10.1145\/3054746"],"URL":"https:\/\/doi.org\/10.1145\/3054746","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2017,6,15]]},"assertion":[{"value":"2016-09-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-06-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}