{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:07:27Z","timestamp":1750306047541,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,5,10]],"date-time":"2017-05-10T00:00:00Z","timestamp":1494374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"ST-Microelectronics","award":["Nano2017-SOBER"],"award-info":[{"award-number":["Nano2017-SOBER"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,5,10]]},"DOI":"10.1145\/3060403.3060413","type":"proceedings-article","created":{"date-parts":[[2017,5,16]],"date-time":"2017-05-16T19:56:07Z","timestamp":1494964567000},"page":"23-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Energy Efficient Magnetic Tunnel Junction Based Hybrid LSI Using Multi-Threshold UTBB-FD-SOI Device"],"prefix":"10.1145","author":[{"given":"Hao","family":"Cai","sequence":"first","affiliation":[{"name":"T\u00e9l\u00e9com-ParisTech, Universit\u00e9 Paris-Saclay, Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"You","family":"Wang","sequence":"additional","affiliation":[{"name":"T\u00e9l\u00e9com-ParisTech, Universit\u00e9 Paris-Saclay, Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lirida A.B.","family":"Naviner","sequence":"additional","affiliation":[{"name":"T\u00e9l\u00e9com-ParisTech, Universit\u00e9 Paris-Saclay, Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wang","family":"Kang","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,5,10]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Feb","author":"de Boeck J.","year":"2015","unstructured":"J. de Boeck. IoT: The impact of things. 2015 Symp. on VLSI Technology, 50--61, Feb 2015."},{"issue":"10","key":"e_1_3_2_1_2_1","first-page":"1844","volume":"104","author":"Hanyu T.","year":"2016","unstructured":"T. Hanyu et al.. Standby-Power-Free Integrated Circuits Using MTJ-Based VLSI Computing. Proceedings of the IEEE, 104(10):1844--1863, 2016.","journal-title":"Standby-Power-Free Integrated Circuits Using MTJ-Based VLSI Computing. Proceedings of the IEEE"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2663351"},{"key":"e_1_3_2_1_4_1","article-title":"Robust Ultra-Low Power Non-Volatile Logic-in-Memory Circuits in FD-SOI Technology. Circuits and Systems I: Regular Papers","author":"Cai H.","year":"2016","unstructured":"H. Cai et al.. Robust Ultra-Low Power Non-Volatile Logic-in-Memory Circuits in FD-SOI Technology. Circuits and Systems I: Regular Papers, IEEE Trans. on, 2016.","journal-title":"IEEE Trans. on"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"issue":"12","key":"e_1_3_2_1_6_1","first-page":"2350","article-title":"FinFET-a self-aligned double-gate MOSFET scalable to 20 nm","volume":"47","author":"Hisamoto D.","year":"2000","unstructured":"D. Hisamoto et al.. FinFET-a self-aligned double-gate MOSFET scalable to 20 nm. IEEE Transactions on Electron Devices, 47(12):2350--2325, 2000.","journal-title":"IEEE Transactions on Electron Devices"},{"issue":"2","key":"e_1_3_2_1_7_1","first-page":"333","volume":"98","author":"Vitale S.A.","year":"2010","unstructured":"S.A. Vitale et al.. FDSOI Process Technology for Subthreshold-Operation Ultralow-Power Electronics. Proceedings of the IEEE, 98(2):333--342, 2010.","journal-title":"FDSOI Process Technology for Subthreshold-Operation Ultralow-Power Electronics. Proceedings of the IEEE"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2155658"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3680013"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2172644"},{"issue":"17","key":"e_1_3_2_1_11_1","first-page":"B504","article-title":"Magnetic-tunnel-junction based low-energy nonvolatile flip-flop using an area-efficient self-terminated write driver","volume":"117","author":"Daisuke S.","year":"2015","unstructured":"S. Daisuke et al.. Magnetic-tunnel-junction based low-energy nonvolatile flip-flop using an area-efficient self-terminated write driver. Journal of Applied Physics, 117(17):17B504, 2015.","journal-title":"Journal of Applied Physics"},{"issue":"6","key":"e_1_3_2_1_12_1","first-page":"1755","article-title":"Ultra Low Power Magnetic Flip-Flop Based on Checkpointing\/Power Gating and Self-Enable Mechanisms. Circ. and Sys. I: Regular Papers","volume":"61","author":"Chabi D.","year":"2014","unstructured":"D. Chabi et al.. Ultra Low Power Magnetic Flip-Flop Based on Checkpointing\/Power Gating and Self-Enable Mechanisms. Circ. and Sys. I: Regular Papers, IEEE Trans. on, 61(6):1755--1765, 2014.","journal-title":"IEEE Trans. on"},{"issue":"4","key":"e_1_3_2_1_13_1","first-page":"761","article-title":"Multiplexing sense amplifier based magnetic flip-flop in 28nm FDSOI technology. Nanotechnology","volume":"14","author":"Cai H.","year":"2015","unstructured":"H. Cai et al.. Multiplexing sense amplifier based magnetic flip-flop in 28nm FDSOI technology. Nanotechnology, IEEE Trans. on, 14(4):761--767, 2015.","journal-title":"IEEE Trans. on"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014895"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865599"},{"key":"e_1_3_2_1_16_1","volume-title":"IEEE Asian Solid-State Circ. Conf. (A-SSCC), 249--252","author":"Umeki Y.","year":"2013","unstructured":"Y. Umeki et al.. A 0.38-V operating STT-MRAM with process variation tolerant sense amplifier. IEEE Asian Solid-State Circ. Conf. (A-SSCC), 249--252, Nov 2013."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.11.015"},{"key":"e_1_3_2_1_18_1","volume-title":"Inter. Conf. on, 305--308","author":"Shuto Y.","year":"2014","unstructured":"Y. Shuto et al.. 0.5V operation and performance of nonvolatile SRAM cell based on pseudo-spin-FinFET architecture. Simulation of Semiconductor Processes and Devices, Inter. Conf. on, 305--308, 2014."},{"issue":"11","key":"e_1_3_2_1_19_1","first-page":"3155","article-title":"Energy\/Reliability Trade-Offs in Low-Voltage ReRAM-Based Non-Volatile Flip-Flop Design. Circuits and Systems I: Regular Papers","volume":"61","author":"Kazi I.","year":"2014","unstructured":"I. Kazi et al.. Energy\/Reliability Trade-Offs in Low-Voltage ReRAM-Based Non-Volatile Flip-Flop Design. Circuits and Systems I: Regular Papers, IEEE Trans. on, 61(11):3155--3164, 2014.","journal-title":"IEEE Trans. on"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487798"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2016.2584140"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2016.2542790"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2233203"},{"key":"e_1_3_2_1_24_1","volume-title":"Compact thermal modeling of spin transfer torque magnetic tunnel junction Microelectronics Reliability, 55(9):1649--1653","author":"Wang Y.","year":"2015","unstructured":"Y. Wang et al.. Compact thermal modeling of spin transfer torque magnetic tunnel junction Microelectronics Reliability, 55(9):1649--1653, 2015."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2412960"},{"issue":"3","key":"e_1_3_2_1_26_1","first-page":"1","volume":"53","author":"Wang Y.","year":"2017","unstructured":"Y. Wang et al.. A Non-Monte-Carlo Methodology for Variability Analysis of Magnetic Tunnel Junction-Based Circuits. IEEE Trans. on Magnetic, 53(3):1--6, 2017.","journal-title":"IEEE Trans. on Magnetic"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2533438"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.100.057206"},{"issue":"2","key":"e_1_3_2_1_29_1","first-page":"237","volume":"98","author":"Markovic D.","year":"2010","unstructured":"D. Markovic et al.. Ultralow-Power Design in Near-Threshold Region. Proceedings of the IEEE, 98(2):237--252, 2010.","journal-title":"Ultralow-Power Design in Near-Threshold Region. Proceedings of the IEEE"},{"key":"e_1_3_2_1_30_1","volume-title":"IEEE Intl. Solid-State Circuit Conf., 482--484","author":"Consoli E.","year":"2012","unstructured":"E. Consoli et al.. Conditional push-pull pulsed latches with 726fJ.ps energy-delay product in 65nm CMOS. IEEE Intl. Solid-State Circuit Conf., 482--484, 2012."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2433571"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041376"}],"event":{"name":"GLSVLSI '17: Great Lakes Symposium on VLSI 2017","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Banff Alberta Canada","acronym":"GLSVLSI '17"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3060403.3060413","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3060403.3060413","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:20Z","timestamp":1750215800000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3060403.3060413"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5,10]]},"references-count":32,"alternative-id":["10.1145\/3060403.3060413","10.1145\/3060403"],"URL":"https:\/\/doi.org\/10.1145\/3060403.3060413","relation":{},"subject":[],"published":{"date-parts":[[2017,5,10]]},"assertion":[{"value":"2017-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}