{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T16:02:34Z","timestamp":1762272154132,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,5,10]],"date-time":"2017-05-10T00:00:00Z","timestamp":1494374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSFC","award":["61472435"],"award-info":[{"award-number":["61472435"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,5,10]]},"DOI":"10.1145\/3060403.3060423","type":"proceedings-article","created":{"date-parts":[[2017,5,16]],"date-time":"2017-05-16T19:56:07Z","timestamp":1494964567000},"page":"281-286","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Design Space Exploration of TAGE Branch Predictor with Ultra-Small RAM"],"prefix":"10.1145","author":[{"given":"Chaobing","family":"Zhou","sequence":"first","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"given":"Libo","family":"Huang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"given":"Zhisheng","family":"Li","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"given":"Tan","family":"Zhang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"given":"Qiang","family":"Dou","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]}],"member":"320","published-online":{"date-parts":[[2017,5,10]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"ARM. Cortex-a15 mpcore technical reference manual revision:r3p3. In http:\/\/infocenter.arm.com\/help\/index.jsp."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28293-5_16"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2007.4449485"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266801"},{"key":"e_1_3_2_1_5_1","first-page":"5","article-title":"Dynamically sizing the tage branch predictor","author":"Pruett S.","year":"2016","unstructured":"S. Pruett, S. Zangeneh, A. Fakhrzadehgan, B. Lin,, and Y. N. Pat. Dynamically sizing the tage branch predictor. In CBP 5, 2016.","journal-title":"CBP"},{"key":"e_1_3_2_1_6_1","volume-title":"4th JILP- Championship Branch Prediction (CBP-4)","author":"Seznec A.","year":"2014","unstructured":"A. Seznec. Tage-sc-l branch predictors. In 4th JILP- Championship Branch Prediction (CBP-4), 2014."},{"key":"e_1_3_2_1_7_1","volume-title":"5th JILP- Championship Branch Prediction (CBP-5)","author":"Seznec A.","year":"2016","unstructured":"A. Seznec. Tage-sc-l branch predictors again. In 5th JILP- Championship Branch Prediction (CBP-5), 2016."},{"key":"e_1_3_2_1_8_1","first-page":"8","article-title":"A case for (partially) tagged geometric history length branch prediction","author":"Seznec A.","year":"2006","unstructured":"A. Seznec and P. Michaud. A case for (partially) tagged geometric history length branch prediction. Journal of Instruction-Level Parallelism, 8, 2006.","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830831"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/384285.379254"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/647902.738978"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.811115"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/800052.801871"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545219"}],"event":{"name":"GLSVLSI '17: Great Lakes Symposium on VLSI 2017","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Banff Alberta Canada","acronym":"GLSVLSI '17"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3060403.3060423","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3060403.3060423","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:20Z","timestamp":1750215800000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3060403.3060423"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5,10]]},"references-count":14,"alternative-id":["10.1145\/3060403.3060423","10.1145\/3060403"],"URL":"https:\/\/doi.org\/10.1145\/3060403.3060423","relation":{},"subject":[],"published":{"date-parts":[[2017,5,10]]},"assertion":[{"value":"2017-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}