{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:07:27Z","timestamp":1750306047773,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,5,10]],"date-time":"2017-05-10T00:00:00Z","timestamp":1494374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,5,10]]},"DOI":"10.1145\/3060403.3060424","type":"proceedings-article","created":{"date-parts":[[2017,5,16]],"date-time":"2017-05-16T19:56:07Z","timestamp":1494964567000},"page":"427-430","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Deadline-Aware Joint Optimization of Sleep Transistor and Supply Voltage for FinFET Based Embedded Systems"],"prefix":"10.1145","author":[{"given":"Huimei","family":"Cheng","sequence":"first","affiliation":[{"name":"University of Southern California, Los Angeles, CA, USA"}]},{"given":"Ji","family":"Li","sequence":"additional","affiliation":[{"name":"University of Southern California, Los Angeles, CA, USA"}]},{"given":"Jeffrey","family":"Draper","sequence":"additional","affiliation":[{"name":"University of Southern California, Marina Del Rey , CA, USA"}]},{"given":"Shahin","family":"Nazarian","sequence":"additional","affiliation":[{"name":"University of Southern California, Los Angeles, CA, USA"}]},{"given":"Yanzhi","family":"Wang","sequence":"additional","affiliation":[{"name":"Syracuse University, Syracuse, NY, USA"}]}],"member":"320","published-online":{"date-parts":[[2017,5,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2014.2370945"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2008.07.039"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2757177"},{"key":"e_1_3_2_1_4_1","article-title":"An exploration of applying gate-length-biasing techniques to deeply-scaled finfets operating in multiple voltage regimes","author":"Cui T.","year":"2016","unstructured":"T. Cui, J. Li, S. Nazarian, M. Pedram et al., \"An exploration of applying gate-length-biasing techniques to deeply-scaled finfets operating in multiple voltage regimes.\" IEEE Transactions on Emerging Topics in Computing, 2016.","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228572"},{"key":"e_1_3_2_1_6_1","first-page":"263","volume-title":"2016 17th International Symposium on. IEEE","author":"Cui T.","year":"2016","unstructured":"T. Cui, J. Li, A. Shafaei, S. Nazarian, and M. Pedram, \"An efficient timing analysis model for 6t finfet sram using current-based method,\" in Quality Electronic Design (ISQED), 2016 17th International Symposium on. IEEE, 2016, pp. 263--268."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.2174\/1874129001509010022"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898049"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","unstructured":"X. Lin Y. Wang and M. Pedram \"Joint sizing and adaptive independent gate control for finfet circuits operating in multiple voltage regimes using the logical effort method \" in Proceedings of the International Conference on Computer-Aided Design. IEEE Press 2013 pp. 444--449.","DOI":"10.5555\/2561828.2561916"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.12.001"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2010.2101085"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/RADAR.2014.7060446"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278655"},{"key":"e_1_3_2_1_14_1","first-page":"129","volume-title":"A dynamic-adjusting threshold-voltage scheme for finfets low power designs,\" in 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","author":"Cui X.","year":"2013","unstructured":"X. Cui, K. Ma, K. Liao, N. Liao, D. Wu, W. Wei, R. Li, and D. Yu, \"A dynamic-adjusting threshold-voltage scheme for finfets low power designs,\" in 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013, pp. 129--132."},{"key":"e_1_3_2_1_15_1","unstructured":"Nangate 15nm Open Library Nangate Inc. 2009. {Online}. Available: http:\/\/www.nangate.com\/"}],"event":{"name":"GLSVLSI '17: Great Lakes Symposium on VLSI 2017","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Banff Alberta Canada","acronym":"GLSVLSI '17"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3060403.3060424","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3060403.3060424","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:20Z","timestamp":1750215800000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3060403.3060424"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5,10]]},"references-count":15,"alternative-id":["10.1145\/3060403.3060424","10.1145\/3060403"],"URL":"https:\/\/doi.org\/10.1145\/3060403.3060424","relation":{},"subject":[],"published":{"date-parts":[[2017,5,10]]},"assertion":[{"value":"2017-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}