{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:07:27Z","timestamp":1750306047789,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,5,10]],"date-time":"2017-05-10T00:00:00Z","timestamp":1494374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,5,10]]},"DOI":"10.1145\/3060403.3060440","type":"proceedings-article","created":{"date-parts":[[2017,5,16]],"date-time":"2017-05-16T19:56:07Z","timestamp":1494964567000},"page":"137-142","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Redundant Via Insertion with Cut Optimization for Self-Aligned Double Patterning"],"prefix":"10.1145","author":[{"given":"Youngsoo","family":"Song","sequence":"first","affiliation":[{"name":"Korea Advanced Institute of Science and Technology & Samsung Electronics, Dajeon, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinwook","family":"Jung","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology, Dajeon, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology, Dajeon, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,5,10]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"96","volume-title":"SPIE Advanced Lithography","author":"Han K.","year":"2015","unstructured":"K. Han et al., \"ILP-based co-optimization of cut mask lay-out, dummy fill, and timing for sub-14nm BEOL technology,\" in Proc. SPIE Advanced Lithography, Oct. 2015, pp. 96 350E1--96 350E14."},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"Int. Symp. Qual. Electron. Des.","author":"Mirsaeedi M.","year":"2011","unstructured":"M. Mirsaeedi, J. Torres, and M. Anis, \"Self-aligned double patterning (SADP) layout decomposition,\" in Proc. Int. Symp. Qual. Electron. Des., Mar. 2011, pp. 1--7."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1950815.1950965"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2252054"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967048"},{"key":"e_1_3_2_1_6_1","first-page":"90","volume-title":"SPIE Advanced Lithography","author":"Owa S.","year":"2014","unstructured":"S. Owa et al., \"Immersion lithography extension to sub-10nm nodes with multiple patterning,\" in Proc. SPIE Advanced Lithography, Mar. 2014, pp. 90 520O1--90 520O9."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233631"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118376"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509633.1509746"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006151"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2288678"},{"key":"e_1_3_2_1_12_1","unstructured":"Gurobi optimizer reference manual. {Online}. Available: http:\/\/www.gurobi.com"},{"key":"e_1_3_2_1_13_1","unstructured":"OpenCores. {Online}. Available: http:\/\/www.opencores.org"},{"key":"e_1_3_2_1_14_1","unstructured":"ITC99. {Online}. Available: http:\/\/www.cerc.utexas.edu\/itc99-benchmarks\/bench.html"},{"key":"e_1_3_2_1_15_1","unstructured":"\"ISCAS89.\" {Online}. Available: http:\/\/www.cbl.ncsu.edu\/benchmarks\/ISCAS89\/"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01994876"}],"event":{"name":"GLSVLSI '17: Great Lakes Symposium on VLSI 2017","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Banff Alberta Canada","acronym":"GLSVLSI '17"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3060403.3060440","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3060403.3060440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:20Z","timestamp":1750215800000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3060403.3060440"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5,10]]},"references-count":16,"alternative-id":["10.1145\/3060403.3060440","10.1145\/3060403"],"URL":"https:\/\/doi.org\/10.1145\/3060403.3060440","relation":{},"subject":[],"published":{"date-parts":[[2017,5,10]]},"assertion":[{"value":"2017-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}