{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T18:04:31Z","timestamp":1759773871659,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,5,10]],"date-time":"2017-05-10T00:00:00Z","timestamp":1494374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1464424"],"award-info":[{"award-number":["CCF-1464424"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,5,10]]},"DOI":"10.1145\/3060403.3060470","type":"proceedings-article","created":{"date-parts":[[2017,5,16]],"date-time":"2017-05-16T19:56:07Z","timestamp":1494964567000},"page":"221-226","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Neuromorphic 3D Integrated Circuit"],"prefix":"10.1145","author":[{"given":"Md Amimul","family":"Ehsan","sequence":"first","affiliation":[{"name":"University of Kansas, Lawrence, KS, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhen","family":"Zhou","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Yi","sequence":"additional","affiliation":[{"name":"University of Kansas, Lawrence, KS, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,5,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1302505.1303865"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.888677"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1326073.1326076"},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"A novel circuit model for multiple Through Silicon Vias (TSVs) in 3D IC,\" in proc IEEE Int. 3D Systems Integration Conf. (3DIC)","author":"Yi Y.","year":"2013","unstructured":"Y. Yi and Y. Zhou, \"A novel circuit model for multiple Through Silicon Vias (TSVs) in 3D IC,\" in proc IEEE Int. 3D Systems Integration Conf. (3DIC), 2013, pp. 1--4."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228595"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2656106.2656130"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2444094"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"volume-title":"Energy-efficient neuron, synapse and STDP integrated circuits,\" IEEE trans. biomedical circuits and systems","author":"Cruz-Albrecht J. M.","key":"e_1_3_2_1_9_1","unstructured":"J. M. Cruz-Albrecht, M. W. Yung, and N. Srinivasa, \"Energy-efficient neuron, synapse and STDP integrated circuits,\" IEEE trans. biomedical circuits and systems, vol. 6, no. 3, pp. 246--256, 2012."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"R. Wang C. S. Thakur T. J. Hamilton J. Tapson and A. van Schaik \"A compact aVLSI conductance-based silicon neuron.\" pp. 1--4.","DOI":"10.1109\/BioCAS.2015.7348396"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2007.12.037"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2738040"},{"key":"e_1_3_2_1_13_1","volume-title":"Energy-efficient neuron, synapse and STDP integrated circuits,\" IEEE trans. biomedical circuits and systems,6(3):246--256","author":"Cruz-Albrecht J. M.","year":"2012","unstructured":"J. M. Cruz-Albrecht, M. W. Yung, and N. Srinivasa, \"Energy-efficient neuron, synapse and STDP integrated circuits,\" IEEE trans. biomedical circuits and systems,6(3):246--256, 2012."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2535123"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2222814"},{"key":"e_1_3_2_1_16_1","first-page":"1031","volume-title":"Proc. Of Electronic Components and Technology Conference (ECTC)","author":"Lau J. H.","year":"2010","unstructured":"J. H. Lau, \"TSV Manufacturing Yield and Hidden Costs for 3D IC Integration,\" in Proc. Of Electronic Components and Technology Conference (ECTC), pp. 1031--1042, 2010."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.37"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.08.011"},{"key":"e_1_3_2_1_19_1","unstructured":"http:\/\/electroiq.com\/blog\/2010\/08\/process-equipment\/"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2522501"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/LTB-3D.2012.6238093"},{"key":"e_1_3_2_1_22_1","first-page":"331","volume-title":"IEEE Conf.Elect. Perform. Electronic Packag. Syst.","author":"Jung D. H.","year":"2012","unstructured":"D. H. Jung et al., \"Frequency and time domain measurement of through-silicon via (TSV) failure,\" in Proc. IEEE Conf.Elect. Perform. Electronic Packag. Syst., 2012, pp. 331--334."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2015.2408262"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702389"}],"event":{"name":"GLSVLSI '17: Great Lakes Symposium on VLSI 2017","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Banff Alberta Canada","acronym":"GLSVLSI '17"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3060403.3060470","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3060403.3060470","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3060403.3060470","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:59:50Z","timestamp":1750265990000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3060403.3060470"}},"subtitle":["A Hybrid, Reliable and Energy Efficient Approach for Next Generation Computing"],"short-title":[],"issued":{"date-parts":[[2017,5,10]]},"references-count":24,"alternative-id":["10.1145\/3060403.3060470","10.1145\/3060403"],"URL":"https:\/\/doi.org\/10.1145\/3060403.3060470","relation":{},"subject":[],"published":{"date-parts":[[2017,5,10]]},"assertion":[{"value":"2017-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}