{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:07:28Z","timestamp":1750306048517,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,5,10]],"date-time":"2017-05-10T00:00:00Z","timestamp":1494374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,5,10]]},"DOI":"10.1145\/3060403.3060501","type":"proceedings-article","created":{"date-parts":[[2017,5,16]],"date-time":"2017-05-16T19:56:07Z","timestamp":1494964567000},"page":"327-332","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Impact of Power Distribution Network on Power Analysis Attacks in Three-Dimensional Integrated Circuits"],"prefix":"10.1145","author":[{"given":"Jaya","family":"Dofe","sequence":"first","affiliation":[{"name":"University of New Hampshire, Durham, NH, USA"}]},{"given":"Zhiming","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of New Hampshire, Durham, NH, USA"}]},{"given":"Qiaoyan","family":"Yu","sequence":"additional","affiliation":[{"name":"University of New Hampshire, Durham, NH, USA"}]},{"given":"Chen","family":"Yan","sequence":"additional","affiliation":[{"name":"Stony Brook University, Stony Brook, NY, USA"}]},{"given":"Emre","family":"Salman","sequence":"additional","affiliation":[{"name":"Stony Brook University, Stony Brook, NY, USA"}]}],"member":"320","published-online":{"date-parts":[[2017,5,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903014"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903512"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2550460"},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"Transistor-level camouflaged logic locking method for monolithic 3d ic security,\" in Proc. of AsianHOST'16","author":"Dofe J.","year":"2016","unstructured":"J. Dofe, C. Yan, S. Kontak, E. Salman, and Q. Yu, \"Transistor-level camouflaged logic locking method for monolithic 3d ic security,\" in Proc. of AsianHOST'16, pp. 1--6, Dec 2016."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357114"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2005.862437"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/648254.752563"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/648252.752372"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/648254.752562"},{"key":"e_1_3_2_1_10_1","first-page":"403","volume-title":"A dynamic and differential cmos logic with signal independent power consumption to withstand differential power analysis on smart cards,\" in Proc. of ESSCIRC'02","author":"Tiri K.","year":"2002","unstructured":"K. Tiri, M. Akmal, and I. Verbauwhede, \"A dynamic and differential cmos logic with signal independent power consumption to withstand differential power analysis on smart cards,\" in Proc. of ESSCIRC'02, pp. 403--406, Sept 2002."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/2044928.2044932"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934607"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2555810"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.34"},{"key":"e_1_3_2_1_15_1","first-page":"528","volume-title":"IEEE ISQED","author":"Wang H.","year":"2015","unstructured":"H. Wang and E. Salman, \"Resource Allocation Methodology for Through Silicon Vias and Sleep Transistors In 3D ICs,\" in Proc. IEEE ISQED, pp. 528--532, March 2015."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2223553"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0006-y"},{"key":"e_1_3_2_1_18_1","first-page":"16","volume-title":"Correlation power analysis with a leakage model,\" in Proc. of CHES'04","author":"Eric B.","year":"2004","unstructured":"B. Eric, C. Christophe, and O. Francis, \"Correlation power analysis with a leakage model,\" in Proc. of CHES'04, pp. 16--29, 2004."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2386253"},{"key":"e_1_3_2_1_20_1","first-page":"322","volume-title":"IEEE ISQED","author":"Wang H.","year":"2015","unstructured":"H. Wang and E. Salman, \"Enhancing System-wide Power Integrity In 3D ICs With Power Gating,\" in Proc. IEEE ISQED, pp. 322--326, March 2015."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.107"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.241"},{"key":"e_1_3_2_1_23_1","first-page":"76","article-title":"A double-width algorithmic balancing to prevent power analysis side channel attacks in aes","author":"Arora A.","year":"2013","unstructured":"A. Arora, J. A. Ambrose, J. Peddersen, and S. Parameswaran, \"A double-width algorithmic balancing to prevent power analysis side channel attacks in aes,\" in Proc. of ISVLSI, pp. 76--83, Aug 2013.","journal-title":"Proc. of ISVLSI"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2048400"},{"key":"e_1_3_2_1_25_1","first-page":"142","volume-title":"Masking against side-channel attacks: A formal security proof,\" in Proc. of EUROCRYPT'13","author":"Prouff E.","year":"2013","unstructured":"E. Prouff and M. Rivain, \"Masking against side-channel attacks: A formal security proof,\" in Proc. of EUROCRYPT'13, pp. 142--159, 2013."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-34047-5_21"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/2184081.2184110"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2483028.2483125"}],"event":{"name":"GLSVLSI '17: Great Lakes Symposium on VLSI 2017","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Banff Alberta Canada","acronym":"GLSVLSI '17"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3060403.3060501","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3060403.3060501","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:21Z","timestamp":1750215801000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3060403.3060501"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5,10]]},"references-count":28,"alternative-id":["10.1145\/3060403.3060501","10.1145\/3060403"],"URL":"https:\/\/doi.org\/10.1145\/3060403.3060501","relation":{},"subject":[],"published":{"date-parts":[[2017,5,10]]},"assertion":[{"value":"2017-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}