{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:42:49Z","timestamp":1761896569910,"version":"3.41.0"},"reference-count":36,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2017,6,29]],"date-time":"2017-06-29T00:00:00Z","timestamp":1498694400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1241987 and CCF- 1408123"],"award-info":[{"award-number":["CCF-1241987 and CCF- 1408123"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61472243 and 61204042"],"award-info":[{"award-number":["61472243 and 61204042"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2017,10,31]]},"abstract":"<jats:p>Computations based on stochastic bit streams have several advantages compared to deterministic binary radix computations, including low power consumption, low hardware cost, high fault tolerance, and skew tolerance. To take advantage of this computing technique, previous work proposed a combinational logic-based reconfigurable architecture to perform complex arithmetic operations on stochastic streams of bits. The long execution time and the cost of converting between binary and stochastic representations, however, make the stochastic architectures less energy efficient than the deterministic binary implementations. This article introduces a methodology for synthesizing a given target function stochastically using finite-state machines (FSMs), and enhances and extends the reconfigurable architecture using sequential logic. Compared to the previous approach, the proposed reconfigurable architecture can save hardware area and energy consumption by up to 30% and 40%, respectively, while achieving a higher processing speed. Both stochastic reconfigurable architectures are much more tolerant of soft errors (bit flips) than the deterministic binary radix implementations, and their fault tolerance scales gracefully to very large numbers of errors.<\/jats:p>","DOI":"10.1145\/3060537","type":"journal-article","created":{"date-parts":[[2017,6,30]],"date-time":"2017-06-30T12:36:19Z","timestamp":1498826179000},"page":"1-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["A Reconfigurable Architecture with Sequential Logic-Based Stochastic Computing"],"prefix":"10.1145","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4655-6229","authenticated-orcid":false,"given":"M. Hassan","family":"Najafi","sequence":"first","affiliation":[{"name":"University of Minnesota, Minneapolis, MN"}]},{"given":"Peng","family":"Li","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR"}]},{"given":"David J.","family":"Lilja","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN"}]},{"given":"Weikang","family":"Qian","sequence":"additional","affiliation":[{"name":"University of Michigan-Shanghai Jiao Tong University Joint Institute, Shanghai, China"}]},{"given":"Kia","family":"Bazargan","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN"}]},{"given":"Marc","family":"Riedel","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN"}]}],"member":"320","published-online":{"date-parts":[[2017,6,29]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2465787.2465794"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488901"},{"key":"e_1_2_1_3_1","unstructured":"A. Ardakani F. Leduc-Primeau N. Onizawa T. Hanyu and W. J. Gross. 2015. VLSI Implementation of deep neural network using integral stochastic computing. CoRR abs\/1509.08972 (2015). http:\/\/arxiv.org\/abs\/1509.08972  A. Ardakani F. Leduc-Primeau N. Onizawa T. Hanyu and W. J. Gross. 2015. VLSI Implementation of deep neural network using integral stochastic computing. CoRR abs\/1509.08972 (2015). http:\/\/arxiv.org\/abs\/1509.08972"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.954505"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.954506"},{"volume-title":"Proceedings of the 2014 IEEE\/ACM International Conference on Computer-Aided Design. IEEE Press, 519--526","author":"Ding Y.","key":"e_1_2_1_6_1","unstructured":"Y. Ding , Y. Wu , and W. Qian . 2014. Generating multiple correlated probabilities for MUX-based stochastic computing architecture . In Proceedings of the 2014 IEEE\/ACM International Conference on Computer-Aided Design. IEEE Press, 519--526 . Y. Ding, Y. Wu, and W. Qian. 2014. Generating multiple correlated probabilities for MUX-based stochastic computing architecture. In Proceedings of the 2014 IEEE\/ACM International Conference on Computer-Aided Design. IEEE Press, 519--526."},{"volume-title":"Advances in Information Systems Science","author":"Gaines B. R.","key":"e_1_2_1_7_1","unstructured":"B. R. Gaines . 1969. Stochastic computing systems . In Advances in Information Systems Science . Springer , New York , Philadelphia, 37--172. B. R. Gaines. 1969. Stochastic computing systems. In Advances in Information Systems Science. Springer, New York, Philadelphia, 37--172."},{"volume-title":"Matrix Computations","author":"Golub G. H.","key":"e_1_2_1_8_1","unstructured":"G. H. Golub and C. F. Van Loan . 1996. Matrix Computations . Johns Hopkins University Press , Baltimore, Md ., third ed. G. H. Golub and C. F. Van Loan. 1996. Matrix Computations. Johns Hopkins University Press, Baltimore, Md., third ed."},{"volume-title":"Proceedings of the 2014 IEEE 32nd International Conference on Computer Design (ICCD\u201914)","author":"Ichihara H.","key":"e_1_2_1_9_1","unstructured":"H. Ichihara , S. Ishii , D. Sunamori , T. Iwagaki , and T. Inoue . 2014. Compact and accurate stochastic circuits with shared random number sources . In Proceedings of the 2014 IEEE 32nd International Conference on Computer Design (ICCD\u201914) . 361--366. H. Ichihara, S. Ishii, D. Sunamori, T. Iwagaki, and T. Inoue. 2014. Compact and accurate stochastic circuits with shared random number sources. In Proceedings of the 2014 IEEE 32nd International Conference on Computer Design (ICCD\u201914). 361--366."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898011"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847340"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2247429"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.231"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429483"},{"volume-title":"Proceedings of the 2012 17th Asia and South Pacific Design Automation Conference (ASP-DAC\u201912)","author":"Li P.","key":"e_1_2_1_15_1","unstructured":"P. Li , W. Qian , M. D. Riedel , K. Bazargan , and D. J. Lilja . 2012. The synthesis of linear finite state machine-based stochastic computational elements . In Proceedings of the 2012 17th Asia and South Pacific Design Automation Conference (ASP-DAC\u201912) . IEEE, 757--762. P. Li, W. Qian, M. D. Riedel, K. Bazargan, and D. J. Lilja. 2012. The synthesis of linear finite state machine-based stochastic computational elements. In Proceedings of the 2012 17th Asia and South Pacific Design Automation Conference (ASP-DAC\u201912). IEEE, 757--762."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378656"},{"volume-title":"Proceedings of the 2016 IEEE 34th International Conference on Computer Design (ICCD\u201916)","author":"Li Z.","key":"e_1_2_1_17_1","unstructured":"Z. Li , A. Ren , J. Li , Q. Qiu , Y. Wang , and B. Yuan . 2016. DSCNN: Hardware-oriented optimization for stochastic computing based deep convolutional neural networks . In Proceedings of the 2016 IEEE 34th International Conference on Computer Design (ICCD\u201916) . 678--681. Z. Li, A. Ren, J. Li, Q. Qiu, Y. Wang, and B. Yuan. 2016. DSCNN: Hardware-oriented optimization for stochastic computing based deep convolutional neural networks. In Proceedings of the 2016 IEEE 34th International Conference on Computer Design (ICCD\u201916). 678--681."},{"volume-title":"Proceedings of the 2016 IEEE 34th International Conference on Computer Design (ICCD\u201916)","author":"Liu Y.","key":"e_1_2_1_18_1","unstructured":"Y. Liu , H. Venkataraman , Z. Zhang , and K. K. Parhi . 2016. Machine learning classifiers using stochastic logic . In Proceedings of the 2016 IEEE 34th International Conference on Computer Design (ICCD\u201916) . 408--411. Y. Liu, H. Venkataraman, Z. Zhang, and K. K. Parhi. 2016. Machine learning classifiers using stochastic logic. In Proceedings of the 2016 IEEE 34th International Conference on Computer Design (ICCD\u201916). 408--411."},{"key":"e_1_2_1_19_1","unstructured":"G. G. Lorentz. 1953. Bernstein Polynomials. American Mathematical Society.  G. G. Lorentz. 1953. Bernstein Polynomials. American Mathematical Society."},{"volume-title":"Extension of the limit theorems of probability theory to a sum of variables connected in a chain. Dynamic Probabilistic Systems (Volume I: Markov Models)","author":"Markov A.","key":"e_1_2_1_20_1","unstructured":"A. Markov . 1971. Extension of the limit theorems of probability theory to a sum of variables connected in a chain. Dynamic Probabilistic Systems (Volume I: Markov Models) , R. Howard (Ed.). John Wiley 8 Sons, Inc., New York City, 552--577. A. Markov. 1971. Extension of the limit theorems of probability theory to a sum of variables connected in a chain. Dynamic Probabilistic Systems (Volume I: Markov Models), R. Howard (Ed.). John Wiley 8 Sons, Inc., New York City, 552--577."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2645902"},{"volume-title":"Proceedings of the 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC\u201917)","author":"Najafi M. H.","key":"e_1_2_1_22_1","unstructured":"M. H. Najafi and D. J. Lilja . 2017. High-speed stochastic circuits using synchronous analog pulses . In Proceedings of the 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC\u201917) . M. H. Najafi and D. J. Lilja. 2017. High-speed stochastic circuits using synchronous analog pulses. In Proceedings of the 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC\u201917)."},{"volume-title":"Proceedings of the 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC\u201916)","author":"Najafi M. H.","key":"e_1_2_1_23_1","unstructured":"M. H. Najafi , D. J. Lilja , M. Riedel , and K. Bazargan . 2016. Polysynchronous stochastic circuits . In Proceedings of the 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC\u201916) . M. H. Najafi, D. J. Lilja, M. Riedel, and K. Bazargan. 2016. Polysynchronous stochastic circuits. In Proceedings of the 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC\u201916)."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2415932"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1039\/b820555h"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1115\/1.1467922"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.202"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391636"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70231"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/18.910578"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902981"},{"volume-title":"2013 IEEE 31st International Conference on Computer Design (ICCD\u201913)","author":"Saraf N.","key":"e_1_2_1_32_1","unstructured":"N. Saraf , K. Bazargan , D. J. Lilja , and M. D. Riedel . 2013. Stochastic functions using sequential logic . In 2013 IEEE 31st International Conference on Computer Design (ICCD\u201913) . IEEE, 507--510. N. Saraf, K. Bazargan, D. J. Lilja, and M. D. Riedel. 2013. Stochastic functions using sequential logic. In 2013 IEEE 31st International Conference on Computer Design (ICCD\u201913). IEEE, 507--510."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2008.929671"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2153838"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2007.911946"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3060537","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3060537","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3060537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:21Z","timestamp":1750215801000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3060537"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,29]]},"references-count":36,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2017,10,31]]}},"alternative-id":["10.1145\/3060537"],"URL":"https:\/\/doi.org\/10.1145\/3060537","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2017,6,29]]},"assertion":[{"value":"2016-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-06-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}