{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:08:35Z","timestamp":1750306115876,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:00:00Z","timestamp":1497744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,18]]},"DOI":"10.1145\/3061639.3062191","type":"proceedings-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T12:18:42Z","timestamp":1497356322000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["A Novel ReRAM-based Main Memory Structure for Optimizing Access Latency and Reliability"],"prefix":"10.1145","author":[{"given":"Yang","family":"Zhang","sequence":"first","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, (School of Computer Science and Technology, Huazhong University of Science and Technology), Ministry of Education of China, Wuhan, China"}]},{"given":"Dan","family":"Feng","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, (School of Computer Science and Technology, Huazhong University of Science and Technology), Ministry of Education of China, Wuhan, China"}]},{"given":"Jingning","family":"Liu","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, (School of Computer Science and Technology, Huazhong University of Science and Technology), Ministry of Education of China, Wuhan, China"}]},{"given":"Wei","family":"Tong","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, (School of Computer Science and Technology, Huazhong University of Science and Technology), Ministry of Education of China, Wuhan, China"}]},{"given":"Bing","family":"Wu","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, (School of Computer Science and Technology, Huazhong University of Science and Technology), Ministry of Education of China, Wuhan, China"}]},{"given":"Caihua","family":"Fang","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, (School of Computer Science and Technology, Huazhong University of Science and Technology), Ministry of Education of China, Wuhan, China"}]}],"member":"320","published-online":{"date-parts":[[2017,6,18]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"International technology roadmap for semiconductors","author":"Roadmap","year":"2013","unstructured":"ITRS Roadmap . International technology roadmap for semiconductors . Semiconductor Industry Association , 2013 . ITRS Roadmap. International technology roadmap for semiconductors. Semiconductor Industry Association, 2013."},{"key":"e_1_3_2_1_2_1","first-page":"476","volume-title":"HPCA","author":"Cong","year":"2015","unstructured":"Cong Xu et al. Overcoming the challenges of crossbar resistive memory architectures . In HPCA , pages 476 -- 488 . IEEE, 2015 . Cong Xu et al. Overcoming the challenges of crossbar resistive memory architectures. In HPCA, pages 476--488. IEEE, 2015."},{"key":"e_1_3_2_1_3_1","first-page":"756","volume-title":"DATE","author":"Hang","year":"2016","unstructured":"Hang Zhang et al. Leader: Accelerating reram-based main memory by leveraging access latency discrepancy in crossbar arrays . In DATE , pages 756 -- 761 , 2016 . Hang Zhang et al. Leader: Accelerating reram-based main memory by leveraging access latency discrepancy in crossbar arrays. In DATE, pages 756--761, 2016."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465004"},{"key":"e_1_3_2_1_5_1","first-page":"55","volume-title":"ICCAD","author":"Cong","year":"2014","unstructured":"Cong Xu et al. Architecting 3d vertical resistive memory for next-generation storage systems . In ICCAD , pages 55 -- 62 . IEEE Press , 2014 . Cong Xu et al. Architecting 3d vertical resistive memory for next-generation storage systems. In ICCAD, pages 55--62. IEEE Press, 2014."},{"key":"e_1_3_2_1_6_1","first-page":"19","volume-title":"IEDM","author":"HY","year":"2010","unstructured":"HY Lee et al. Evidence and solution of over-reset problem for hfox based resistive memory with sub-ns switching speed and high endurance . In IEDM , pages 19 -- 17 . IEEE, 2010 . HY Lee et al. Evidence and solution of over-reset problem for hfox based resistive memory with sub-ns switching speed and high endurance. In IEDM, pages 19--7. IEEE, 2010."},{"key":"e_1_3_2_1_7_1","first-page":"112","volume-title":"ASP-DAC","author":"Yang","year":"2015","unstructured":"Yang Zheng et al. Modeling framework for cross-point resistive memory design emphasizing reliability and variability issues . In ASP-DAC , pages 112 -- 117 , 2015 . Yang Zheng et al. Modeling framework for cross-point resistive memory design emphasizing reliability and variability issues. In ASP-DAC, pages 112--117, 2015."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333712"},{"key":"e_1_3_2_1_9_1","first-page":"41","volume-title":"W Burr et al. Large-scale (512kbit) integration of multilayer-ready access-devices based on mixed-ionic-electronic-conduction (miec) at 100In Symposium on VLSI Technology - IEEE Electron Devices Soc","year":"2012","unstructured":"G. W Burr et al. Large-scale (512kbit) integration of multilayer-ready access-devices based on mixed-ionic-electronic-conduction (miec) at 100In Symposium on VLSI Technology - IEEE Electron Devices Soc , pages 41 -- 42 , 2012 . G. W Burr et al. Large-scale (512kbit) integration of multilayer-ready access-devices based on mixed-ionic-electronic-conduction (miec) at 100In Symposium on VLSI Technology - IEEE Electron Devices Soc, pages 41--42, 2012."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241623"}],"event":{"name":"DAC '17: The 54th Annual Design Automation Conference 2017","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin TX USA","acronym":"DAC '17"},"container-title":["Proceedings of the 54th Annual Design Automation Conference 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062191","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062191","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:36:34Z","timestamp":1750217794000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062191"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,18]]},"references-count":12,"alternative-id":["10.1145\/3061639.3062191","10.1145\/3061639"],"URL":"https:\/\/doi.org\/10.1145\/3061639.3062191","relation":{},"subject":[],"published":{"date-parts":[[2017,6,18]]},"assertion":[{"value":"2017-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}