{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:08:35Z","timestamp":1750306115482,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:00:00Z","timestamp":1497744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1464424"],"award-info":[{"award-number":["CCF-1464424"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,18]]},"DOI":"10.1145\/3061639.3062196","type":"proceedings-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T12:18:42Z","timestamp":1497356322000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Adaptation of Enhanced TSV Capacitance as Membrane Property in 3D Brain-inspired Computing System"],"prefix":"10.1145","author":[{"given":"M. Amimul","family":"Ehsan","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Kansas, Lawrence, KS"}]},{"given":"Hongyu","family":"An","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Kansas, Lawrence, KS"}]},{"given":"Zhen","family":"Zhou","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Yang","family":"Yi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Kansas, Lawrence, KS"}]}],"member":"320","published-online":{"date-parts":[[2017,6,18]]},"reference":[{"volume-title":"Analog VLSI and neural systems","author":"Mead C.","key":"e_1_3_2_1_1_1","unstructured":"C. Mead , Analog VLSI and neural systems . Addison-Wesley , Boston, MA, USA . C. Mead, Analog VLSI and neural systems. Addison-Wesley, Boston, MA, USA."},{"key":"e_1_3_2_1_2_1","unstructured":"DARPA Synapse Program: http:\/\/www.artificialbrains.com\/darpa-synapse-program.  DARPA Synapse Program: http:\/\/www.artificialbrains.com\/darpa-synapse-program."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2065990"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2338862"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2637481"},{"key":"e_1_3_2_1_6_1","first-page":"1031","volume-title":"Proc. Of Electronic Components and Technology Conference (ECTC)","author":"Lau J. H.","year":"2010","unstructured":"J. H. Lau , \" TSV Manufacturing Yield and Hidden Costs for 3 D IC Integration ,\" in Proc. Of Electronic Components and Technology Conference (ECTC) , pp. 1031 -- 1042 , 2010 . J. H. Lau, \"TSV Manufacturing Yield and Hidden Costs for 3D IC Integration,\" in Proc. Of Electronic Components and Technology Conference (ECTC), pp. 1031--1042, 2010."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2607164"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967052"},{"key":"e_1_3_2_1_9_1","first-page":"188","volume-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","author":"Kim D.H.","year":"2012","unstructured":"D.H. Kim : 3D Massively Parallel Processor with Stacked Memory,\" in Proc . IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) , pp. 188 -- 190 , 2012 . D.H. Kim et al., \"3D-MAPS: 3D Massively Parallel Processor with Stacked Memory,\" in Proc. IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 188--190, 2012."},{"key":"e_1_3_2_1_10_1","first-page":"56","volume-title":"Proc. of IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","author":"Huang H.-Y.","year":"2010","unstructured":"H.-Y. Huang , Y.-S. Huang , C.-L. Hsu , \"Built-in Self-test\/repair Scheme for TSV-based Three dimensional Integrated Circuits,\" in Proc. of IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) , pp. 56 -- 59 , 2010 . H.-Y. Huang, Y.-S. Huang, C.-L. Hsu, \"Built-in Self-test\/repair Scheme for TSV-based Three dimensional Integrated Circuits,\" in Proc. of IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), pp. 56--59, 2010."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228595"},{"key":"e_1_3_2_1_12_1","first-page":"1","article-title":"3D CMOL Crossnet for Neuromorphic Network Applications","volume":"3","author":"Ryan K.","year":"2009","unstructured":"K. Ryan , S. Tanachutiwat , and W. Wang , \" 3D CMOL Crossnet for Neuromorphic Network Applications ,\" Nano-Net, Springer Berlin Heidelberg , 3 , 2009 , pp. 1 -- 5 . K. Ryan, S. Tanachutiwat, and W. Wang, \"3D CMOL Crossnet for Neuromorphic Network Applications,\" Nano-Net, Springer Berlin Heidelberg, 3, 2009, pp. 1--5.","journal-title":"Nano-Net, Springer Berlin Heidelberg"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2656106.2656130"},{"issue":"6","key":"e_1_3_2_1_14_1","first-page":"1","article-title":"Modeling Differential Through-Silicon-Vias (TSVs) with Voltage Dependent and Nonlinear Capacitance","volume":"3","author":"Yi Y.","year":"2013","unstructured":"Y. Yi , Y. Zhou , X. Fu , and F. Shen , \" Modeling Differential Through-Silicon-Vias (TSVs) with Voltage Dependent and Nonlinear Capacitance ,\" Journal of Selected Areas in Microelectronics (JSAM), Cyber Journals , vol. 3 , no. 6 , pp. 1 -- 9 , 2013 . Y. Yi, Y. Zhou, X. Fu, and F. Shen, \"Modeling Differential Through-Silicon-Vias (TSVs) with Voltage Dependent and Nonlinear Capacitance,\" Journal of Selected Areas in Microelectronics (JSAM), Cyber Journals, vol.3, no. 6, pp. 1--9, 2013.","journal-title":"Journal of Selected Areas in Microelectronics (JSAM), Cyber Journals"},{"key":"e_1_3_2_1_15_1","volume-title":"Physics of Semiconductor Devices","author":"Sze S. M.","year":"1981","unstructured":"S. M. Sze , Physics of Semiconductor Devices . New York : Wiley , 1981 . S. M. Sze, Physics of Semiconductor Devices. New York: Wiley, 1981."},{"key":"e_1_3_2_1_16_1","first-page":"255","volume-title":"Minimizing crosstalk in highspeed differential buses by optimizing power\/ground and signal assignment,\" in Proceedings of 18th IEEE conference on Electrical Performance of electronic Packaging (EPEP)","author":"Yi Y.","year":"2009","unstructured":"Y. Yi , Y. Liu , Y. Zhou , and W. Becker , \" Minimizing crosstalk in highspeed differential buses by optimizing power\/ground and signal assignment,\" in Proceedings of 18th IEEE conference on Electrical Performance of electronic Packaging (EPEP) , pp. 255 -- 258 , 2009 . Y. Yi, Y. Liu, Y. Zhou, and W. Becker, \"Minimizing crosstalk in highspeed differential buses by optimizing power\/ground and signal assignment,\" in Proceedings of 18th IEEE conference on Electrical Performance of electronic Packaging (EPEP), pp. 255--258, 2009."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2046712"}],"event":{"name":"DAC '17: The 54th Annual Design Automation Conference 2017","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin TX USA","acronym":"DAC '17"},"container-title":["Proceedings of the 54th Annual Design Automation Conference 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062196","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062196","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062196","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:36:34Z","timestamp":1750217794000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062196"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,18]]},"references-count":17,"alternative-id":["10.1145\/3061639.3062196","10.1145\/3061639"],"URL":"https:\/\/doi.org\/10.1145\/3061639.3062196","relation":{},"subject":[],"published":{"date-parts":[[2017,6,18]]},"assertion":[{"value":"2017-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}