{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T22:52:45Z","timestamp":1774738365806,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:00:00Z","timestamp":1497744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","award":["20134321"],"award-info":[{"award-number":["20134321"]}],"id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["3002565073"],"award-info":[{"award-number":["3002565073"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["3002565073"],"award-info":[{"award-number":["3002565073"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1436827"],"award-info":[{"award-number":["CCF-1436827"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,18]]},"DOI":"10.1145\/3061639.3062208","type":"proceedings-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T12:18:42Z","timestamp":1497356322000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":42,"title":["Bandwidth Optimization Through On-Chip Memory Restructuring for HLS"],"prefix":"10.1145","author":[{"given":"Jason","family":"Cong","sequence":"first","affiliation":[{"name":"University of California, Los Angeles"}]},{"given":"Peng","family":"Wei","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles"}]},{"given":"Cody Hao","family":"Yu","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles"}]},{"given":"Peipei","family":"Zhou","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles"}]}],"member":"320","published-online":{"date-parts":[[2017,6,18]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665678"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"J. Ouyang etal \"Sda: Software-defined accelerator for largescale dnn systems \" in Hot Chips 2014.  J. Ouyang et al. \"Sda: Software-defined accelerator for largescale dnn systems \" in Hot Chips 2014.","DOI":"10.1109\/HOTCHIPS.2014.7478821"},{"key":"e_1_3_2_1_3_1","unstructured":"\"Amazon ec2 f1 instance \" 2016. https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/.  \"Amazon ec2 f1 instance \" 2016. https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/."},{"key":"e_1_3_2_1_4_1","unstructured":"\"Intel to Start Shipping Xeons With FPGAs in Early 2016.\" http:\/\/www.eweek.com\/servers\/intel-to-start-shipping-xeons-with-fpgas-in-early-2016.html.  \"Intel to Start Shipping Xeons With FPGAs in Early 2016.\" http:\/\/www.eweek.com\/servers\/intel-to-start-shipping-xeons-with-fpgas-in-early-2016.html."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"e_1_3_2_1_6_1","unstructured":"\"Xilinx Vivado HLS.\" http:\/\/www.xilinx.com\/products\/design-tools\/ise-design-suite\/index.htm.  \"Xilinx Vivado HLS.\" http:\/\/www.xilinx.com\/products\/design-tools\/ise-design-suite\/index.htm."},{"key":"e_1_3_2_1_7_1","unstructured":"\"Intel FPGA SDK for OpenCL.\" https:\/\/www.altera.com\/products\/design-software\/embedded-software-developers\/opencl\/overview.html.  \"Intel FPGA SDK for OpenCL.\" https:\/\/www.altera.com\/products\/design-software\/embedded-software-developers\/opencl\/overview.html."},{"key":"e_1_3_2_1_8_1","unstructured":"\"Vivado Design Suite User Guide: High-Level Synthesis.\" https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2014_1\/ug902-vivado-high-level-synthesis.pdf.  \"Vivado Design Suite User Guide: High-Level Synthesis.\" https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2014_1\/ug902-vivado-high-level-synthesis.pdf."},{"key":"e_1_3_2_1_9_1","unstructured":"\"Rose Compiler Infrastructure.\" http:\/\/rosecompiler.org\/.  \"Rose Compiler Infrastructure.\" http:\/\/rosecompiler.org\/."},{"key":"e_1_3_2_1_10_1","volume-title":"Springer International Publishing","author":"Cong J.","year":"2016"},{"key":"e_1_3_2_1_11_1","unstructured":"\"Falcon Computing Solutions Inc.\" http:\/\/falcon-computing.com\/.  \"Falcon Computing Solutions Inc.\" http:\/\/falcon-computing.com\/."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744807"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"B. Reagen etal \"Machsuite: Benchmarks for accelerator design and customized architectures \" in IISWC 2014.  B. Reagen et al. \"Machsuite: Benchmarks for accelerator design and customized architectures \" in IISWC 2014.","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"e_1_3_2_1_14_1","unstructured":"\"SDAccel Development Environment.\" http:\/\/www.xilinx.com\/products\/design-tools\/software-zone\/sdaccel.html.  \"SDAccel Development Environment.\" http:\/\/www.xilinx.com\/products\/design-tools\/software-zone\/sdaccel.html."},{"key":"e_1_3_2_1_15_1","unstructured":"\"Alpha Data ADM-PCIE-7V3 datasheet.\"  \"Alpha Data ADM-PCIE-7V3 datasheet.\""},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2565075.2656098"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435271"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435273"},{"key":"e_1_3_2_1_19_1","unstructured":"C. Alias etal \"Optimizing remote accesses for offloaded kernels: Application to high-level synthesis for fpga \" in DATE '13.   C. Alias et al. \"Optimizing remote accesses for offloaded kernels: Application to high-level synthesis for fpga \" in DATE '13."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897972"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967011"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950421"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950435"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847283"}],"event":{"name":"DAC '17: The 54th Annual Design Automation Conference 2017","location":"Austin TX USA","acronym":"DAC '17","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 54th Annual Design Automation Conference 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062208","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062208","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062208","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:36:34Z","timestamp":1750217794000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062208"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,18]]},"references-count":24,"alternative-id":["10.1145\/3061639.3062208","10.1145\/3061639"],"URL":"https:\/\/doi.org\/10.1145\/3061639.3062208","relation":{},"subject":[],"published":{"date-parts":[[2017,6,18]]},"assertion":[{"value":"2017-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}