{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,20]],"date-time":"2025-07-20T04:21:18Z","timestamp":1752985278016,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:00:00Z","timestamp":1497744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,18]]},"DOI":"10.1145\/3061639.3062230","type":"proceedings-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T12:18:42Z","timestamp":1497356322000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Developing Dynamic Profiling and Debugging Support in OpenCL for FPGAs"],"prefix":"10.1145","author":[{"given":"Anshuman","family":"Verma","sequence":"first","affiliation":[{"name":"Virginia Tech, Blacksburg, VA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huiyang","family":"Zhou","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, NC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Skip","family":"Booth","sequence":"additional","affiliation":[{"name":"Cisco Systems, Research Triangle Park, NC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robbie","family":"King","sequence":"additional","affiliation":[{"name":"Cisco Systems, Research Triangle Park, NC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James","family":"Coole","sequence":"additional","affiliation":[{"name":"Cisco Systems, Research Triangle Park, NC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andy","family":"Keep","sequence":"additional","affiliation":[{"name":"Cisco Systems, Research Triangle Park, NC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Marshall","sequence":"additional","affiliation":[{"name":"Cisco Systems, Research Triangle Park, NC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wu-chun","family":"Feng","sequence":"additional","affiliation":[{"name":"Virginia Tech, Blacksburg, VA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,6,18]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Design Debugging Using the SignalTap II Logic Analyzer","author":"Altera","year":"2013","unstructured":"Altera . Design Debugging Using the SignalTap II Logic Analyzer , 2013 . Altera. Design Debugging Using the SignalTap II Logic Analyzer, 2013."},{"key":"e_1_3_2_1_2_1","volume-title":"Altera SDK for OpenCL: Best Practices Guide","author":"Altera","year":"2015","unstructured":"Altera . Altera SDK for OpenCL: Best Practices Guide , 2015 . Altera. Altera SDK for OpenCL: Best Practices Guide, 2015."},{"key":"e_1_3_2_1_3_1","unstructured":"Calagar N. etal Source-level debugging for fpga high-level syntheis. In FPL'14.  Calagar N. et al. Source-level debugging for fpga high-level syntheis. In FPL'14."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Goeders J. and Wilton S. J. Effective fpga debug for high-level synthesis generated circuits. In FPL'2014.  Goeders J. and Wilton S. J. Effective fpga debug for high-level synthesis generated circuits. In FPL'2014.","DOI":"10.1109\/FPL.2014.6927498"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.25"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.103"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689087"},{"key":"e_1_3_2_1_8_1","first-page":"3","article-title":"Design for debug: Catching design errors in digital chips","volume":"19","author":"Vermeulen B.","year":"2002","unstructured":"Vermeulen , B. , and Goel , S. K . Design for debug: Catching design errors in digital chips . IEEE Design & Test 19 , 3 ( 2002 ), 37--45. Vermeulen, B., and Goel, S. K. Design for debug: Catching design errors in digital chips. IEEE Design & Test 19, 3 (2002), 37--45.","journal-title":"IEEE Design & Test"},{"key":"e_1_3_2_1_9_1","volume-title":"Apr","author":"Xilinx","year":"2012","unstructured":"Xilinx . ChipScope Pro Software and Cores: User Guide , Apr 2012 . Xilinx. ChipScope Pro Software and Cores: User Guide, Apr 2012."},{"key":"e_1_3_2_1_10_1","unstructured":"Yang L. etal Jit trace-based verification for high-level synthesis.  Yang L. et al. Jit trace-based verification for high-level synthesis."},{"volume-title":"ISCA'2004","author":"Zhou P.","key":"e_1_3_2_1_11_1","unstructured":"Zhou , P. , : efficient architectural support for software debugging . In ISCA'2004 . Zhou, P., et al. iwatcher: efficient architectural support for software debugging. In ISCA'2004."}],"event":{"name":"DAC '17: The 54th Annual Design Automation Conference 2017","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin TX USA","acronym":"DAC '17"},"container-title":["Proceedings of the 54th Annual Design Automation Conference 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062230","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062230","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:36:35Z","timestamp":1750217795000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062230"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,18]]},"references-count":11,"alternative-id":["10.1145\/3061639.3062230","10.1145\/3061639"],"URL":"https:\/\/doi.org\/10.1145\/3061639.3062230","relation":{},"subject":[],"published":{"date-parts":[[2017,6,18]]},"assertion":[{"value":"2017-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}