{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T14:48:42Z","timestamp":1776782922928,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:00:00Z","timestamp":1497744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,18]]},"DOI":"10.1145\/3061639.3062235","type":"proceedings-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T12:18:42Z","timestamp":1497356322000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Efficient Hierarchical Performance Modeling for Integrated Circuits via Bayesian Co-Learning"],"prefix":"10.1145","author":[{"given":"Mohamad","family":"Alawieh","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA, USA"}]},{"given":"Fa","family":"Wang","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA, USA"}]},{"given":"Xin","family":"Li","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2017,6,18]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"International Technology Roadmap for Semiconductors","year":"2011","unstructured":"Semiconductor Industry Associate , International Technology Roadmap for Semiconductors , 2011 . Semiconductor Industry Associate, International Technology Roadmap for Semiconductors, 2011."},{"key":"e_1_3_2_1_2_1","volume-title":"Statistical Performance Modeling and Optimization","author":"Li X.","year":"2007","unstructured":"X. Li , J. Le and L. Pileggi , Statistical Performance Modeling and Optimization , Now Publishers , 2007 . X. Li, J. Le and L. Pileggi, Statistical Performance Modeling and Optimization, Now Publishers, 2007."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278542"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2021034"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2021034"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882593"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2014.2299279"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630013"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593131"},{"key":"e_1_3_2_1_10_1","first-page":"410","article-title":"Efficient analog circuit optimization using sparse regression and error margining","author":"Alawieh M. B.","year":"2016","unstructured":"M. B. Alawieh , F. Wang , R. Kanj , X. Li and R. Joshi , \" Efficient analog circuit optimization using sparse regression and error margining ,\" ISQED , pp. 410 -- 415 , 2016 . M. B. Alawieh, F. Wang, R. Kanj, X. Li and R. Joshi, \"Efficient analog circuit optimization using sparse regression and error margining,\" ISQED, pp. 410--415, 2016.","journal-title":"ISQED"},{"issue":"1","key":"e_1_3_2_1_11_1","first-page":"61","article-title":"Yield recovery of RF transceiver systems using iterative tuning-driven power-conscious performance optimization","volume":"32","author":"Natarajan V.","year":"2015","unstructured":"V. Natarajan , A. Banerjee , S. Sen , S. Devarakond and A. Chatterjee , \" Yield recovery of RF transceiver systems using iterative tuning-driven power-conscious performance optimization ,\" IEEE D&T , vol. 32 , no. 1 , pp. 61 -- 69 , Jan. 2015 . V. Natarajan, A. Banerjee, S. Sen, S. Devarakond and A. Chatterjee, \"Yield recovery of RF transceiver systems using iterative tuning-driven power-conscious performance optimization,\" IEEE D&T, vol. 32, no. 1, pp. 61--69, Jan. 2015.","journal-title":"IEEE D&T"},{"key":"e_1_3_2_1_12_1","volume-title":"Large-scale statistical performance modeling of analog and mixed-signal circuits,\" CICC","author":"Li X.","year":"2012","unstructured":"X. Li , W. Zhang and F. Wang , \" Large-scale statistical performance modeling of analog and mixed-signal circuits,\" CICC , 2012 . X. Li, W. Zhang and F. Wang, \"Large-scale statistical performance modeling of analog and mixed-signal circuits,\" CICC, 2012."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630009"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061292"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488812"},{"key":"e_1_3_2_1_16_1","first-page":"795","article-title":"Bayesian model fusion: a statistical framework for efficient pre-silicon validation and post-silicon tuning of complex analog and mixed-signal circuits","author":"Li X.","year":"2013","unstructured":"X. Li , F. Wang , S. Sun and C. Gu , \" Bayesian model fusion: a statistical framework for efficient pre-silicon validation and post-silicon tuning of complex analog and mixed-signal circuits ,\" ICCAD , pp. 795 -- 802 , 2013 . X. Li, F. Wang, S. Sun and C. Gu, \"Bayesian model fusion: a statistical framework for efficient pre-silicon validation and post-silicon tuning of complex analog and mixed-signal circuits,\" ICCAD, pp. 795--802, 2013.","journal-title":"ICCAD"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744832"},{"key":"e_1_3_2_1_18_1","first-page":"1024","article-title":"Efficient bit error rate estimation for highspeed link by Bayesian model fusion","author":"Fang C.","year":"2015","unstructured":"C. Fang , Q. Huang , F. Yang , X. Zeng , X. Li , and C. Gu , \" Efficient bit error rate estimation for highspeed link by Bayesian model fusion ,\" DATE , pp. 1024 -- 1029 , 2015 . C. Fang, Q. Huang, F. Yang, X. Zeng, X. Li, and C. Gu, \"Efficient bit error rate estimation for highspeed link by Bayesian model fusion,\" DATE, pp. 1024--1029, 2015.","journal-title":"DATE"},{"key":"e_1_3_2_1_19_1","first-page":"575","article-title":"Co-learning Bayesian model fusion: efficient performance modeling of analog and mixed-signal circuits using side information","author":"Wang F.","year":"2015","unstructured":"F. Wang , M. Zaheer , X. Li , J. Plouchart and A. Valdes-Garcia , \" Co-learning Bayesian model fusion: efficient performance modeling of analog and mixed-signal circuits using side information \" ICCAD , pp. 575 -- 582 , 2015 . F. Wang, M. Zaheer, X. Li, J. Plouchart and A. Valdes-Garcia, \"Co-learning Bayesian model fusion: efficient performance modeling of analog and mixed-signal circuits using side information\" ICCAD, pp. 575--582, 2015.","journal-title":"ICCAD"},{"key":"e_1_3_2_1_20_1","first-page":"1","article-title":"Bayesian co-training","author":"Yu S.","year":"2008","unstructured":"S. Yu , B. Krishnapuram , R. Rosales and B. Rao , \" Bayesian co-training ,\" NIPS , pp. 1 -- 8 , 2008 . S. Yu, B. Krishnapuram, R. Rosales and B. Rao, \"Bayesian co-training,\" NIPS, pp. 1--8, 2008.","journal-title":"NIPS"},{"key":"e_1_3_2_1_21_1","volume-title":"Pattern Recognition and Machine Learning","author":"Bishop C.","year":"2006","unstructured":"C. Bishop , Pattern Recognition and Machine Learning , Springer , 2006 . C. Bishop, Pattern Recognition and Machine Learning, Springer, 2006."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2007.909108"},{"key":"e_1_3_2_1_23_1","first-page":"1","article-title":"Comparison of modeling approaches through hierarchical behavioral modeling of a GNSS receiver front-end","author":"Chen Z.","year":"2013","unstructured":"Z. Chen , Y. Wang , J. Driesen and F. Garzia , \" Comparison of modeling approaches through hierarchical behavioral modeling of a GNSS receiver front-end ,\" CICC , pp. 1 -- 4 , 2013 . Z. Chen, Y. Wang, J. Driesen and F. Garzia, \"Comparison of modeling approaches through hierarchical behavioral modeling of a GNSS receiver front-end,\" CICC, pp. 1--4, 2013.","journal-title":"CICC"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/993483"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2020947"}],"event":{"name":"DAC '17: The 54th Annual Design Automation Conference 2017","location":"Austin TX USA","acronym":"DAC '17","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 54th Annual Design Automation Conference 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062235","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062235","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:36:35Z","timestamp":1750217795000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062235"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,18]]},"references-count":26,"alternative-id":["10.1145\/3061639.3062235","10.1145\/3061639"],"URL":"https:\/\/doi.org\/10.1145\/3061639.3062235","relation":{},"subject":[],"published":{"date-parts":[[2017,6,18]]},"assertion":[{"value":"2017-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}