{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T03:07:20Z","timestamp":1776740840929,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:00:00Z","timestamp":1497744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,18]]},"DOI":"10.1145\/3061639.3062251","type":"proceedings-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T12:18:42Z","timestamp":1497356322000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":40,"title":["FlexCL"],"prefix":"10.1145","author":[{"given":"Shuo","family":"Wang","sequence":"first","affiliation":[{"name":"Center for Energy-Efficient Computing and Applications (CECA), School of EECS, Peking University, China"}]},{"given":"Yun","family":"Liang","sequence":"additional","affiliation":[{"name":"Center for Energy-Efficient Computing and Applications (CECA), School of EECS, Peking University, China"}]},{"given":"Wei","family":"Zhang","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology"}]}],"member":"320","published-online":{"date-parts":[[2017,6,18]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000108"},{"key":"e_1_3_2_1_2_1","first-page":"13","volume-title":"ISCA'14","author":"Putnam A.","year":"2014"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"J. Ouyang etal \"SDA: Software-Defined Accelerator for Large-Scale DNN Systems \" in HotChips'14 2014. J. Ouyang et al. \"SDA: Software-Defined Accelerator for Large-Scale DNN Systems \" in HotChips'14 2014.","DOI":"10.1109\/HOTCHIPS.2014.7478821"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/649057"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Y. S. Shao etal \"Aladdin: A Pre-RTL Power-performance Accelerator Simulator Enabling Large Design Space Exploration of Customized Architectures \" in ISCA '14 pp. 97--108 2014. Y. S. Shao et al. \"Aladdin: A Pre-RTL Power-performance Accelerator Simulator Enabling Large Design Space Exploration of Customized Architectures \" in ISCA '14 pp. 97--108 2014.","DOI":"10.1145\/2678373.2665689"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/543552.512550"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862742"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2209291.2209302"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488795"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"N. K. Pham etal \"Exploiting loop-array dependencies to accelerate the design space exploration with high level synthesis \" in DATE pp. 157--162 2015. N. K. Pham et al. \"Exploiting loop-array dependencies to accelerate the design space exploration with high level synthesis \" in DATE pp. 157--162 2015.","DOI":"10.7873\/DATE.2015.0199"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.28"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.240"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898040"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847276"},{"key":"e_1_3_2_1_16_1","first-page":"97","volume-title":"HPCA'16","author":"Wang Z.","year":"2016"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062185"},{"key":"e_1_3_2_1_18_1","volume-title":"Inc.","author":"Aho A.","year":"1986"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147025"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"Z. Zhang and B. Liu \"SDC-based Modulo Scheduling for Pipeline Synthesis \" in ICCAD '13 pp. 211--218 2013. Z. Zhang and B. Liu \"SDC-based Modulo Scheduling for Pipeline Synthesis \" in ICCAD '13 pp. 211--218 2013.","DOI":"10.1109\/ICCAD.2013.6691121"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"e_1_3_2_1_22_1","unstructured":"T. M. Lattner \"An Implementation of Swing Modulo Scheduling with Extensions for Superblocks \" Master's thesis UIUC 2005. T. M. Lattner \"An Implementation of Swing Modulo Scheduling with Extensions for Superblocks \" Master's thesis UIUC 2005."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"J. Llosa etal \"Swing module scheduling: a lifetime-sensitive approach \" in PACT'96 pp. 80--86 1996. J. Llosa et al. \"Swing module scheduling: a lifetime-sensitive approach \" in PACT'96 pp. 80--86 1996.","DOI":"10.1109\/PACT.1996.554030"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/2015039.2015521"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_27_1","unstructured":"S. G.-G. et al. \"Auto-tuning a high-level language targeted to GPU codes \" in InPar'12. S. G.-G. et al. \"Auto-tuning a high-level language targeted to GPU codes \" in InPar'12."}],"event":{"name":"DAC '17: The 54th Annual Design Automation Conference 2017","location":"Austin TX USA","acronym":"DAC '17","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 54th Annual Design Automation Conference 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062251","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062251","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T14:30:53Z","timestamp":1750343453000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062251"}},"subtitle":["An Analytical Performance Model for OpenCL Workloads on Flexible FPGAs"],"short-title":[],"issued":{"date-parts":[[2017,6,18]]},"references-count":27,"alternative-id":["10.1145\/3061639.3062251","10.1145\/3061639"],"URL":"https:\/\/doi.org\/10.1145\/3061639.3062251","relation":{},"subject":[],"published":{"date-parts":[[2017,6,18]]},"assertion":[{"value":"2017-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}