{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,16]],"date-time":"2026-04-16T02:07:27Z","timestamp":1776305247362,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:00:00Z","timestamp":1497744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,18]]},"DOI":"10.1145\/3061639.3062253","type":"proceedings-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T12:18:42Z","timestamp":1497356322000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["Formal Techniques for Effective Co-verification of Hardware\/Software Co-designs"],"prefix":"10.1145","author":[{"given":"Rajdeep","family":"Mukherjee","sequence":"first","affiliation":[{"name":"University of Oxford"}]},{"given":"Mitra","family":"Purandare","sequence":"additional","affiliation":[{"name":"IBM Research, Zurich"}]},{"given":"Raphael","family":"Polig","sequence":"additional","affiliation":[{"name":"IBM Research, Zurich"}]},{"given":"Daniel","family":"Kroening","sequence":"additional","affiliation":[{"name":"University of Oxford"}]}],"member":"320","published-online":{"date-parts":[[2017,6,18]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656080"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/1792734.1792766"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/11499107_5"},{"key":"e_1_3_2_1_4_1","first-page":"1072","volume-title":"DATE","author":"Giefers H.","year":"2015","unstructured":"H. Giefers , R. Polig , and C. Hagleitner . Accelerating arithmetic kernels with coherent attached FPGA coprocessors . In DATE , pages 1072 -- 1077 , 2015 . H. Giefers, R. Polig, and C. Hagleitner. Accelerating arithmetic kernels with coherent attached FPGA coprocessors. In DATE, pages 1072--1077, 2015."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127920"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2013.6679400"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775928"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12029-9_18"},{"key":"e_1_3_2_1_9_1","first-page":"1","volume-title":"Journal of Cryptographic Engineering","author":"Lugou F.","year":"2016","unstructured":"F. Lugou , L. Apvrille , and A. Francillon . Toward a Methodology for Unified Verification of Hardware\/Software Co-designs . Journal of Cryptographic Engineering , pages 1 -- 12 , 2016 . F. Lugou, L. Apvrille, and A. Francillon. Toward a Methodology for Unified Verification of Hardware\/Software Co-designs. Journal of Cryptographic Engineering, pages 1--12, 2016."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2007.371235"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289927.1289937"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024843"},{"issue":"4","key":"e_1_3_2_1_13_1","first-page":"6","article-title":"Giving text analytics a boost","volume":"34","author":"Polig R.","year":"2014","unstructured":"R. Polig , K. Atasu , L. Chiticariu , C. Hagleitner , H. P. Hofstee , F. R. Reiss , H. Zhu , and E. Sitaridi . Giving text analytics a boost . Micro , 34 ( 4 ): 6 -- 14 , 2014 . R. Polig, K. Atasu, L. Chiticariu, C. Hagleitner, H. P. Hofstee, F. R. Reiss, H. Zhu, and E. Sitaridi. Giving text analytics a boost. Micro, 34(4):6--14, 2014.","journal-title":"Micro"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927500"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146937"},{"key":"e_1_3_2_1_16_1","volume-title":"Sep","author":"Wile B.","year":"2014","unstructured":"B. Wile . Coherent Accelerator Processor Interface (CAPI) for POWER8 Systems. IBM White Paper , Sep 2014 . B. Wile. Coherent Accelerator Processor Interface (CAPI) for POWER8 Systems. IBM White Paper, Sep 2014."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/COMPSAC.2007.231"}],"event":{"name":"DAC '17: The 54th Annual Design Automation Conference 2017","location":"Austin TX USA","acronym":"DAC '17","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 54th Annual Design Automation Conference 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062253","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062253","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:36:35Z","timestamp":1750217795000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062253"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,18]]},"references-count":17,"alternative-id":["10.1145\/3061639.3062253","10.1145\/3061639"],"URL":"https:\/\/doi.org\/10.1145\/3061639.3062253","relation":{},"subject":[],"published":{"date-parts":[[2017,6,18]]},"assertion":[{"value":"2017-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}