{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T06:18:48Z","timestamp":1784182728840,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:00:00Z","timestamp":1497744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Singapore National Research Foundation","award":["NRF-RSS2016-005"],"award-info":[{"award-number":["NRF-RSS2016-005"]}]},{"name":"Singapore Ministry of Education","award":["MOE2014-T2-2-129"],"award-info":[{"award-number":["MOE2014-T2-2-129"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,18]]},"DOI":"10.1145\/3061639.3062262","type":"proceedings-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T12:18:42Z","timestamp":1497356322000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":183,"title":["HyCUBE"],"prefix":"10.1145","author":[{"given":"Manupa","family":"Karunaratne","sequence":"first","affiliation":[{"name":"National University of Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aditi Kulkarni","family":"Mohite","sequence":"additional","affiliation":[{"name":"National University of Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tulika","family":"Mitra","sequence":"additional","affiliation":[{"name":"National University of Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Li-Shiuan","family":"Peh","sequence":"additional","affiliation":[{"name":"National University of Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2017,6,18]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Arm cortex-a5. https:\/\/goo.gl\/pGytB2.  Arm cortex-a5. https:\/\/goo.gl\/pGytB2."},{"key":"e_1_3_2_1_2_1","volume-title":"ARC '07","unstructured":"Bouwens Architectural exploration of the adres coarse-grained reconfigurable array . In ARC '07 . Bouwens et al. Architectural exploration of the adres coarse-grained reconfigurable array. In ARC '07."},{"key":"e_1_3_2_1_3_1","volume-title":"IGCC '14","unstructured":"Chen Algorithmic optimizations for energy efficient throughput-oriented fft architectures on fpga . In IGCC '14 . Chen et al. Algorithmic optimizations for energy efficient throughput-oriented fft architectures on fpga. In IGCC '14."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2655242"},{"key":"e_1_3_2_1_5_1","unstructured":"B. De Sutter etal Coarse-grained reconfigurable array architectures. In Handbook of signal processing systems. '13.  B. De Sutter et al. Coarse-grained reconfigurable array architectures. In Handbook of signal processing systems. '13."},{"key":"e_1_3_2_1_6_1","unstructured":"M. R. Guthaus etal Mibench. In WWC-4 '01.  M. R. Guthaus et al. Mibench. In WWC-4 '01."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228600"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488756"},{"key":"e_1_3_2_1_9_1","volume-title":"FPT '12","unstructured":"Kim : Ultra low power samsung reconfigurable processor for biomedical applications . In FPT '12 . Kim et al. Ulp-srp: Ultra low power samsung reconfigurable processor for biomedical applications. In FPT '12."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522334"},{"key":"e_1_3_2_1_11_1","volume-title":"CGO '04","author":"Lattner C.","unstructured":"C. Lattner : A compilation framework for lifelong program analysis & transformation . In CGO '04 . C. Lattner et al. Llvm: A compilation framework for lifelong program analysis & transformation. In CGO '04."},{"key":"e_1_3_2_1_12_1","volume-title":"FPL '03","author":"Mei B.","unstructured":"B. Mei : An architecture with tightly coupled vliw processor and coarse-grained reconfigurable matrix . In FPL '03 . B. Mei et al. Adres: An architecture with tightly coupled vliw processor and coarse-grained reconfigurable matrix. In FPL '03."},{"key":"e_1_3_2_1_13_1","volume-title":"FPT '02","author":"Mei B.","unstructured":"B. Mei : A retargetable compiler for coarse-grained reconfigurable architectures . In FPT '02 . B. Mei et al. Dresc: A retargetable compiler for coarse-grained reconfigurable architectures. In FPT '02."},{"key":"e_1_3_2_1_14_1","volume-title":"IEE-Computers and Digital Techniques '03","author":"Mei B.","unstructured":"B. Mei Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling . IEE-Computers and Digital Techniques '03 . B. Mei et al. Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling. IEE-Computers and Digital Techniques '03."},{"key":"e_1_3_2_1_15_1","volume-title":"FPT '12","unstructured":"Park Efficient performance scaling of future cgras for mobile applications . In FPT '12 . Park et al. Efficient performance scaling of future cgras for mobile applications. In FPT '12."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669160"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"e_1_3_2_1_18_1","volume-title":"Cortexsuite. In IISWC '14","author":"Thomas S.","unstructured":"S. Thomas Cortexsuite. In IISWC '14 . S. Thomas et al. Cortexsuite. In IISWC '14."}],"event":{"name":"DAC '17: The 54th Annual Design Automation Conference 2017","location":"Austin TX USA","acronym":"DAC '17","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 54th Annual Design Automation Conference 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062262","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062262","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:36:35Z","timestamp":1750217795000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062262"}},"subtitle":["A CGRA with Reconfigurable Single-cycle Multi-hop Interconnect"],"short-title":[],"issued":{"date-parts":[[2017,6,18]]},"references-count":18,"alternative-id":["10.1145\/3061639.3062262","10.1145\/3061639"],"URL":"https:\/\/doi.org\/10.1145\/3061639.3062262","relation":{},"subject":[],"published":{"date-parts":[[2017,6,18]]},"assertion":[{"value":"2017-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}