{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:07:30Z","timestamp":1750306050734,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:00:00Z","timestamp":1497744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,18]]},"DOI":"10.1145\/3061639.3062272","type":"proceedings-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T12:18:42Z","timestamp":1497356322000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Leave the Cache Hierarchy Operation as It Is"],"prefix":"10.1145","author":[{"given":"Chun-Hao","family":"Lai","sequence":"first","affiliation":[{"name":"National Taiwan University"}]},{"given":"Jishen","family":"Zhao","sequence":"additional","affiliation":[{"name":"University of California, Santa Cruz"}]},{"given":"Chia-Lin","family":"Yang","sequence":"additional","affiliation":[{"name":"National Taiwan University and Academia Sinica"}]}],"member":"320","published-online":{"date-parts":[[2017,6,18]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"41","volume-title":"ATEC '05","author":"Bellard F.","year":"2005","unstructured":"F. Bellard . QEMU, a fast and portable dynamic translator . ATEC '05 , pages 41 -- 41 , Berkeley, CA, USA , 2005 . USENIX Association. F. Bellard. QEMU, a fast and portable dynamic translator. ATEC '05, pages 41--41, Berkeley, CA, USA, 2005. USENIX Association."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950380"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_2_1_4_1","first-page":"77","volume-title":"HPCA '16","author":"Doshi K.","unstructured":"K. Doshi , E. Giles , and P. Varman . Atomic persistence for SCM with a non-intrusive backend controller . HPCA '16 , pages 77 -- 89 . K. Doshi, E. Giles, and P. Varman. Atomic persistence for SCM with a non-intrusive backend controller. HPCA '16, pages 77--89."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2482767.2482806"},{"key":"e_1_3_2_1_7_1","unstructured":"Intel. Revolutionizing the storage media pyramid with 3D XPoint technology. http:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/non-volatile-memory.html.  Intel. Revolutionizing the storage media pyramid with 3D XPoint technology. http:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/non-volatile-memory.html."},{"volume-title":"Intel architecture instruction set extensions programming reference","year":"2015","key":"e_1_3_2_1_8_1","unstructured":"Intel. Intel architecture instruction set extensions programming reference , 2015 . https:\/\/software.intel.com\/sites\/default\/files\/managed\/07\/b7\/319433-023.pdf. Intel. Intel architecture instruction set extensions programming reference, 2015. https:\/\/software.intel.com\/sites\/default\/files\/managed\/07\/b7\/319433-023.pdf."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872410"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830805"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783761"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974684"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"e_1_3_2_1_14_1","volume-title":"Apr. 18","author":"Pedicone J.","year":"2000","unstructured":"J. Pedicone , T. Chiacchira , and A. Alvarez . Content addressable memory FIFO with and without purging , Apr. 18 2000 . US Patent 6,052,757. J. Pedicone, T. Chiacchira, and A. Alvarez. Content addressable memory FIFO with and without purging, Apr. 18 2000. US Patent 6,052,757."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830802"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"e_1_3_2_1_18_1","first-page":"847","volume-title":"Proc. of the Electronic Components and Technology Conference","author":"Sunohara M.","year":"2008","unstructured":"M. Sunohara , T. Tokunaga , T. Kurihara , and M. Higashi . Silicon interposer with TSVs (through silicon vias) and fine multilayer wiring . In Proc. of the Electronic Components and Technology Conference , pages 847 -- 852 , 2008 . M. Sunohara, T. Tokunaga, T. Kurihara, and M. Higashi. Silicon interposer with TSVs (through silicon vias) and fine multilayer wiring. In Proc. of the Electronic Components and Technology Conference, pages 847--852, 2008."},{"key":"e_1_3_2_1_19_1","volume-title":"July 8","author":"Swanson J.","year":"2003","unstructured":"J. Swanson and J. Wickeraad . Apparatus and method for tracking flushes of cache entries in a data processing system , July 8 2003 . US Patent 6,591,332. J. Swanson and J. Wickeraad. Apparatus and method for tracking flushes of cache entries in a data processing system, July 8 2003. US Patent 6,591,332."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950379"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/195470.195506"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540744"}],"event":{"name":"DAC '17: The 54th Annual Design Automation Conference 2017","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin TX USA","acronym":"DAC '17"},"container-title":["Proceedings of the 54th Annual Design Automation Conference 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062272","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:26Z","timestamp":1750215806000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062272"}},"subtitle":["A New Persistent Memory Accelerating Approach"],"short-title":[],"issued":{"date-parts":[[2017,6,18]]},"references-count":23,"alternative-id":["10.1145\/3061639.3062272","10.1145\/3061639"],"URL":"https:\/\/doi.org\/10.1145\/3061639.3062272","relation":{},"subject":[],"published":{"date-parts":[[2017,6,18]]},"assertion":[{"value":"2017-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}