{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:07:31Z","timestamp":1750306051013,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:00:00Z","timestamp":1497744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1253733"],"award-info":[{"award-number":["1253733"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,18]]},"DOI":"10.1145\/3061639.3062273","type":"proceedings-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T12:18:42Z","timestamp":1497356322000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Leveraging Compiler Optimizations to Reduce Runtime Fault Recovery Overhead"],"prefix":"10.1145","author":[{"given":"Fateme S.","family":"Hosseini","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Delaware"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pouya","family":"Fotouhi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Delaware"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chengmo","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Delaware"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guang R.","family":"Gao","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Delaware"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,6,18]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2491899.2465562"},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"CASES","author":"Chen H.","year":"2013","unstructured":"H. Chen and C. Yang . Fault detection and recovery efficiency co-optimization through compile-time analysis and runtime adaptation . In CASES , pages 22: 1 -- 22 :10, 2013 . H. Chen and C. Yang. Fault detection and recovery efficiency co-optimization through compile-time analysis and runtime adaptation. In CASES, pages 22:1--22:10, 2013."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225959"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/75277.75280"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261390"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_9_1","volume-title":"Incremental checkpointing in a multi-threaded architecture","author":"Mukherjee S.","year":"2005","unstructured":"S. Mukherjee , S. Reinhardt , and J. Emer . Incremental checkpointing in a multi-threaded architecture , 2005 . US Patent App . 10\/651,376. S. Mukherjee, S. Reinhardt, and J. Emer. Incremental checkpointing in a multi-threaded architecture, 2005. US Patent App. 10\/651,376."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545227"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.37"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339652"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/11945918_18"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/647883.738394"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545226"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1009382.1009722"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"e_1_3_2_1_18_1","first-page":"316","volume-title":"ASP-DAC","author":"Xie M.","year":"2015","unstructured":"M. Xie Checkpoint-aware instruction scheduling for nonvolatile processor with multiple functional units . In ASP-DAC , pages 316 -- 321 , 2015 . M. Xie et al. Checkpoint-aware instruction scheduling for nonvolatile processor with multiple functional units. In ASP-DAC, pages 316--321, 2015."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744842"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450100"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314397"}],"event":{"name":"DAC '17: The 54th Annual Design Automation Conference 2017","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin TX USA","acronym":"DAC '17"},"container-title":["Proceedings of the 54th Annual Design Automation Conference 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062273","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062273","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:26Z","timestamp":1750215806000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062273"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,18]]},"references-count":21,"alternative-id":["10.1145\/3061639.3062273","10.1145\/3061639"],"URL":"https:\/\/doi.org\/10.1145\/3061639.3062273","relation":{},"subject":[],"published":{"date-parts":[[2017,6,18]]},"assertion":[{"value":"2017-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}