{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:07:31Z","timestamp":1750306051029,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:00:00Z","timestamp":1497744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1059442-003, CNS-1318943-001, CCF-1337278, CCF-1514284"],"award-info":[{"award-number":["CNS-1059442-003, CNS-1318943-001, CCF-1337278, CCF-1514284"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,18]]},"DOI":"10.1145\/3061639.3062275","type":"proceedings-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T12:18:42Z","timestamp":1497356322000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["LiveSynth"],"prefix":"10.1145","author":[{"given":"Rafael Trapani","family":"Possignolo","sequence":"first","affiliation":[{"name":"Dept. of Computer Engineering, University of California Santa Cruz"}]},{"given":"Jose","family":"Renau","sequence":"additional","affiliation":[{"name":"Dept. of Computer Engineering, University of California Santa Cruz"}]}],"member":"320","published-online":{"date-parts":[[2017,6,18]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Altera Inc. 2016. Quartus Prime Standard Edition Handbook Volume 1: Design and Synthesis. https:\/\/www.altera.com\/en_US\/pdfs\/literature\/hb\/qts\/qts-qps-handbook.pdf. (Mar 2016).  Altera Inc. 2016. Quartus Prime Standard Edition Handbook Volume 1: Design and Synthesis. https:\/\/www.altera.com\/en_US\/pdfs\/literature\/hb\/qts\/qts-qps-handbook.pdf. (Mar 2016)."},{"volume-title":"Incremental Synthesis. In Proc. of the 1994 IEEE\/ACM Int'l Conf. on Computer-aided Design (ICCAD '94)","year":"1994","author":"Brand Daniel","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950442"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771798"},{"volume-title":"Modular Partitioning for Incremental Compilation. In Field Programmable Logic and Applications, 2006. FPL '06. International Conference on. 1--6.","author":"Dehkordi Mehrdad Eslami","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","unstructured":"Imagination Inc. 2016. MIPSfpga microMIPS Core v1.3. (2016). https:\/\/community.imgtec.com\/downloads\/mipsfpga-getting-started-v1-3\/.  Imagination Inc. 2016. MIPSfpga microMIPS Core v1.3. (2016). https:\/\/community.imgtec.com\/downloads\/mipsfpga-getting-started-v1-3\/."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270311"},{"key":"e_1_3_2_1_9_1","unstructured":"Robert Cecil Martin. 2003. Agile Software Development: Principles Patterns and Practices. Prentice Hall PTR Upper Saddle River NJ USA.   Robert Cecil Martin. 2003. Agile Software Development: Principles Patterns and Practices. Prentice Hall PTR Upper Saddle River NJ USA."},{"key":"e_1_3_2_1_10_1","unstructured":"OpenRISC. 2016. OR1200 IP Core. (2016). https:\/\/github.com\/openrisc\/or1200 https:\/\/github.com\/openrisc\/or1200.  OpenRISC. 2016. OR1200 IP Core. (2016). https:\/\/github.com\/openrisc\/or1200 https:\/\/github.com\/openrisc\/or1200."},{"key":"e_1_3_2_1_11_1","unstructured":"Clifford Wolf. 2016. Yosys Open SYnthesis Suite. \"http:\/\/www.clifford.at\/yosys\/\". (2016).  Clifford Wolf. 2016. Yosys Open SYnthesis Suite. \"http:\/\/www.clifford.at\/yosys\/\". (2016)."},{"key":"e_1_3_2_1_12_1","unstructured":"Xilinx Inc. 2015. Vivado Synthesis - Strategies for reducing run time. http:\/\/www.xilinx.com\/support\/answers\/62215.html. (2015).  Xilinx Inc. 2015. Vivado Synthesis - Strategies for reducing run time. http:\/\/www.xilinx.com\/support\/answers\/62215.html. (2015)."},{"key":"e_1_3_2_1_13_1","unstructured":"Xilinx Inc. 2016. Vivado Design Suite User Guide. http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2016_1\/ug910-vivado-getting-started.pdf. (Apr 2016).  Xilinx Inc. 2016. Vivado Design Suite User Guide. http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2016_1\/ug910-vivado-getting-started.pdf. (Apr 2016)."}],"event":{"name":"DAC '17: The 54th Annual Design Automation Conference 2017","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin TX USA","acronym":"DAC '17"},"container-title":["Proceedings of the 54th Annual Design Automation Conference 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062275","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062275","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062275","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:26Z","timestamp":1750215806000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062275"}},"subtitle":["Towards an Interactive Synthesis Flow"],"short-title":[],"issued":{"date-parts":[[2017,6,18]]},"references-count":13,"alternative-id":["10.1145\/3061639.3062275","10.1145\/3061639"],"URL":"https:\/\/doi.org\/10.1145\/3061639.3062275","relation":{},"subject":[],"published":{"date-parts":[[2017,6,18]]},"assertion":[{"value":"2017-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}