{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:07:30Z","timestamp":1750306050597,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:00:00Z","timestamp":1497744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,18]]},"DOI":"10.1145\/3061639.3062277","type":"proceedings-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T12:18:42Z","timestamp":1497356322000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Low-overhead Aging-aware Resource Management on Embedded GPUs"],"prefix":"10.1145","author":[{"given":"Haeseung","family":"Lee","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of California, Irvine, California, USA"}]},{"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[{"name":"Institute of Computer Engineering,Vienna University of Technology (TU Wien), Vienna, Austria"}]},{"given":"Mohammad Abdullah","family":"Al Faruque","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of California, Irvine, California, USA"}]}],"member":"320","published-online":{"date-parts":[[2017,6,18]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2013.32"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593208"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2013.6621133"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744849"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/CCGRID.2010.84"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206829"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897980"},{"key":"e_1_3_2_1_9_1","first-page":"68","volume-title":"Automation Test in Europe Conference Exhibition (DATE'16)","author":"Lee H.","year":"2016","unstructured":"H. Lee , H. Chen , and M. A. A. Faruque . \"PAIS : Parallelization aware instruction scheduling for improving soft-error reliability of GPU-based systems\". Design , Automation Test in Europe Conference Exhibition (DATE'16) , pages 68 -- 73 , 2016 . H. Lee, H. Chen, and M. A. A. Faruque. \"PAIS: Parallelization aware instruction scheduling for improving soft-error reliability of GPU-based systems\". Design, Automation Test in Europe Conference Exhibition (DATE'16), pages 68--73, 2016."},{"key":"e_1_3_2_1_10_1","first-page":"1","volume-title":"Automation and Test in Europe Conference and Exhibition (DATE'14)","author":"Lee H.","year":"2014","unstructured":"H. Lee and M. A. A. Faruque . \"GPU-EvR : Run-Time Event Based Real-Time Scheduling Framework on GPGPU Platform\". Design , Automation and Test in Europe Conference and Exhibition (DATE'14) , pages 1 -- 6 , 2014 . H. Lee and M. A. A. Faruque. \"GPU-EvR: Run-Time Event Based Real-Time Scheduling Framework on GPGPU Platform\". Design, Automation and Test in Europe Conference and Exhibition (DATE'14), pages 1--6, 2014."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2547916"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2778984"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1103900.1103933"},{"key":"e_1_3_2_1_14_1","first-page":"1","volume-title":"Automation Test in Europe Conference Exhibition (DATE'11)","author":"Mu S.","year":"2011","unstructured":"S. Mu , C. Wang , M. Liu , D. Li , M. Zhu , X. Chen , X. Xie , and Y. Deng . \" Evaluating the potential of graphics processors for high performance embedded computing\". Design , Automation Test in Europe Conference Exhibition (DATE'11) , pages 1 -- 6 , 2011 . S. Mu, C. Wang, M. Liu, D. Li, M. Zhu, X. Chen, X. Xie, and Y. Deng. \"Evaluating the potential of graphics processors for high performance embedded computing\". Design, Automation Test in Europe Conference Exhibition (DATE'11), pages 1--6, 2011."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/2555692.2555722"},{"key":"e_1_3_2_1_16_1","volume-title":"http:\/\/docs.nvidia.com\/cuda\/cuda-c-programming-guide\/index.html","author":"Programming IA.","year":"2012","unstructured":"NVID IA. \"CUDA C Programming Guide\". http:\/\/docs.nvidia.com\/cuda\/cuda-c-programming-guide\/index.html , 2012 . NVIDIA. \"CUDA C Programming Guide\". http:\/\/docs.nvidia.com\/cuda\/cuda-c-programming-guide\/index.html, 2012."},{"key":"e_1_3_2_1_17_1","volume-title":"Kepler GK110","author":"IA.","year":"2012","unstructured":"NVID IA. \"NVIDIA's next generation CUDA compute architecture : Kepler GK110 \". 2012 . NVIDIA. \"NVIDIA's next generation CUDA compute architecture: Kepler GK110\". 2012."},{"key":"e_1_3_2_1_18_1","unstructured":"NVIDIA. \"NVIDIA Jetson TK1 Development Kit Bringing GPU-accelerated computing to Embedded Systems\". 2014.  NVIDIA. \"NVIDIA Jetson TK1 Development Kit Bringing GPU-accelerated computing to Embedded Systems\". 2014."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/2354410.2355129"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.256"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488754"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593127"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2161784"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2390191.2390195"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774894"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628105"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.04.003"}],"event":{"name":"DAC '17: The 54th Annual Design Automation Conference 2017","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin TX USA","acronym":"DAC '17"},"container-title":["Proceedings of the 54th Annual Design Automation Conference 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062277","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062277","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:26Z","timestamp":1750215806000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062277"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,18]]},"references-count":27,"alternative-id":["10.1145\/3061639.3062277","10.1145\/3061639"],"URL":"https:\/\/doi.org\/10.1145\/3061639.3062277","relation":{},"subject":[],"published":{"date-parts":[[2017,6,18]]},"assertion":[{"value":"2017-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}