{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:07:30Z","timestamp":1750306050987,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:00:00Z","timestamp":1497744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,18]]},"DOI":"10.1145\/3061639.3062278","type":"proceedings-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T12:18:42Z","timestamp":1497356322000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems"],"prefix":"10.1145","author":[{"given":"Bhavya K.","family":"Daya","sequence":"first","affiliation":[{"name":"Dept. of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li-Shiuan","family":"Peh","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anantha P.","family":"Chandrakasan","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,6,18]]},"reference":[{"volume-title":"now the tock: Next generation Intel microarchitecture (Nehalem).\" http:\/\/www.intel.com\/content\/dam\/doc\/white-paper\/intel-microarchitecture-white-paper.pdf","year":"2008","key":"e_1_3_2_1_1_1","unstructured":"\"First the tick , now the tock: Next generation Intel microarchitecture (Nehalem).\" http:\/\/www.intel.com\/content\/dam\/doc\/white-paper\/intel-microarchitecture-white-paper.pdf , 2008 . \"First the tick, now the tock: Next generation Intel microarchitecture (Nehalem).\" http:\/\/www.intel.com\/content\/dam\/doc\/white-paper\/intel-microarchitecture-white-paper.pdf, 2008."},{"key":"e_1_3_2_1_2_1","first-page":"T5","article-title":"Oracle's SPARC T5-2","volume":"5","unstructured":"\" Oracle's SPARC T5-2 , SPARC T 5-4 , SPARC T5 - T8 , and SPARC T5-1B Server Architecture.\" http:\/\/www.oracle.com\/technetwork\/server-storage\/sun-sparc-enterprise\/documentation\/o13-024-sparc-t5-architecture-1920540.pdf. \"Oracle's SPARC T5-2, SPARC T5-4, SPARC T5-8, and SPARC T5-1B Server Architecture.\" http:\/\/www.oracle.com\/technetwork\/server-storage\/sun-sparc-enterprise\/documentation\/o13-024-sparc-t5-architecture-1920540.pdf.","journal-title":"SPARC T"},{"key":"e_1_3_2_1_3_1","unstructured":"\"Intel Xeon Processor E7 Family.\" http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/xeon\/xeon-processor-e7-family.html.  \"Intel Xeon Processor E7 Family.\" http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/xeon\/xeon-processor-e7-family.html."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2013.04.010"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"key":"e_1_3_2_1_7_1","volume-title":"ISCA '14","author":"Daya B. K.","year":"2014","unstructured":"B. K. Daya , C.-H. O. Chen , S. Subramanian , W.-C. Kwon , S. Park , T. Krishna , J. Holt , A. P. Chandrakasan , and L.-S. Peh , \"Scorpio : A 36-core research chip demonstrating snoopy coherence on a scalable mesh noc with in-network ordering,\" in Proceeding of the 41st Annual International Symposium on Computer Architecuture , ISCA '14 , 2014 . B. K. Daya, C.-H. O. Chen, S. Subramanian, W.-C. Kwon, S. Park, T. Krishna, J. Holt, A. P. Chandrakasan, and L.-S. Peh, \"Scorpio: A 36-core research chip demonstrating snoopy coherence on a scalable mesh noc with in-network ordering,\" in Proceeding of the 41st Annual International Symposium on Computer Architecuture, ISCA '14, 2014."},{"key":"e_1_3_2_1_8_1","first-page":"1","volume-title":"2014 Eighth IEEE\/ACM International Symposium on","author":"Krishna T.","year":"2014","unstructured":"T. Krishna and L.-S. Peh , \"Single-cycle collective communication over a shared network fabric,\" in Networks-on-Chip (NoCS) , 2014 Eighth IEEE\/ACM International Symposium on , pp. 1 -- 8 , Sept 2014 . T. Krishna and L.-S. Peh, \"Single-cycle collective communication over a shared network fabric,\" in Networks-on-Chip (NoCS), 2014 Eighth IEEE\/ACM International Symposium on, pp. 1--8, Sept 2014."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522334"},{"key":"e_1_3_2_1_10_1","first-page":"15","volume-title":"Neurocomputing: Foundations of research,\" ch. A Logical Calculus of the Ideas Immanent in Nervous Activity","author":"McCulloch W. S.","year":"1988","unstructured":"W. S. McCulloch and W. Pitts , \" Neurocomputing: Foundations of research,\" ch. A Logical Calculus of the Ideas Immanent in Nervous Activity , pp. 15 -- 27 , 1988 . W. S. McCulloch and W. Pitts, \"Neurocomputing: Foundations of research,\" ch. A Logical Calculus of the Ideas Immanent in Nervous Activity, pp. 15--27, 1988."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485371"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_13_1","volume-title":"GARNET: A Detailed On-Chip Network Model Inside a Full-System Simulator,\" in ISPASS","author":"Agarwal N.","year":"2009","unstructured":"N. Agarwal , T. Krishna , L.-S. Peh , and N. K. Jha , \" GARNET: A Detailed On-Chip Network Model Inside a Full-System Simulator,\" in ISPASS , 2009 . N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha, \"GARNET: A Detailed On-Chip Network Model Inside a Full-System Simulator,\" in ISPASS, 2009."},{"key":"e_1_3_2_1_14_1","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally W. J.","year":"2004","unstructured":"W. J. Dally and B. Towles , Principles and Practices of Interconnection Networks . Morgan Kaufmann Publishers , 2004 . W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers, 2004."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898075"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.334899"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.12"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071446"},{"key":"e_1_3_2_1_19_1","first-page":"355","volume-title":"HPCA 2009. IEEE 15th International Symposium on","author":"Abad P.","year":"2009","unstructured":"P. Abad , V. Puente , and J. Gregorio , \" Mrr: Enabling fully adaptive multicast routing for cmp interconnection networks,\" in High Performance Computer Architecture, 2009 . HPCA 2009. IEEE 15th International Symposium on , pp. 355 -- 366 , Feb 2009 . P. Abad, V. Puente, and J. Gregorio, \"Mrr: Enabling fully adaptive multicast routing for cmp interconnection networks,\" in High Performance Computer Architecture, 2009. HPCA 2009. IEEE 15th International Symposium on, pp. 355--366, Feb 2009."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0086"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.14"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.43"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E95.D.1052"}],"event":{"name":"DAC '17: The 54th Annual Design Automation Conference 2017","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin TX USA","acronym":"DAC '17"},"container-title":["Proceedings of the 54th Annual Design Automation Conference 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062278","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062278","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:26Z","timestamp":1750215806000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062278"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,18]]},"references-count":23,"alternative-id":["10.1145\/3061639.3062278","10.1145\/3061639"],"URL":"https:\/\/doi.org\/10.1145\/3061639.3062278","relation":{},"subject":[],"published":{"date-parts":[[2017,6,18]]},"assertion":[{"value":"2017-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}