{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,22]],"date-time":"2026-03-22T00:42:56Z","timestamp":1774140176248,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:00:00Z","timestamp":1497744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,18]]},"DOI":"10.1145\/3061639.3062281","type":"proceedings-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T12:18:42Z","timestamp":1497356322000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":85,"title":["Making DRAM Stronger Against Row Hammering"],"prefix":"10.1145","author":[{"given":"Mungyu","family":"Son","sequence":"first","affiliation":[{"name":"Department of EE, POSTECH, Republic of Korea"}]},{"given":"Hyunsun","family":"Park","sequence":"additional","affiliation":[{"name":"Department of EE, POSTECH, Republic of Korea"}]},{"given":"Junwhan","family":"Ahn","sequence":"additional","affiliation":[{"name":"Department of ECE, Seoul National University, Republic of Korea"}]},{"given":"Sungjoo","family":"Yoo","sequence":"additional","affiliation":[{"name":"Department of CSE, Seoul National University, Republic of Korea"}]}],"member":"320","published-online":{"date-parts":[[2017,6,18]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"S. Y. Cha \"DRAM and future commodity memories \" VLSI Technology Short Course 2011.  S. Y. Cha \"DRAM and future commodity memories \" VLSI Technology Short Course 2011."},{"key":"e_1_3_2_1_2_1","volume-title":"May.","author":"Mutlu O.","year":"2013","unstructured":"O. Mutlu , \"Memory scaling : A systems architecture perspective,\" in Proceedings of the International Memory Workshop , May. 2013 . O. Mutlu, \"Memory scaling: A systems architecture perspective,\" in Proceedings of the International Memory Workshop, May. 2013."},{"key":"e_1_3_2_1_3_1","unstructured":"M. Micheletti \"Tuning DDR4 for power and performance \" presented at MemCon 2013.  M. Micheletti \"Tuning DDR4 for power and performance \" presented at MemCon 2013."},{"key":"e_1_3_2_1_4_1","volume-title":"Jun.","author":"Kim Y.","year":"2014","unstructured":"Y. Kim , R. Daly , J. Kim , C. Fallin , J. H. Lee , D. Lee , C. Wilkerson , K. Lai , and O. Mutlu , \" Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors,\" in Proceedings of the International Symposium on Computer Architecture , Jun. 2014 . Y. Kim, R. Daly, J. Kim, C. Fallin, J. H. Lee, D. Lee, C. Wilkerson, K. Lai, and O. Mutlu, \"Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors,\" in Proceedings of the International Symposium on Computer Architecture, Jun. 2014."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_15"},{"key":"e_1_3_2_1_6_1","volume-title":"May","author":"Qiao R.","year":"2016","unstructured":"R. Qiao and M. Seaborn , \" A new approach for rowhammer attacks,\" in Proceedings of the International Symposium on Hardware Oriented Security and Trust , May 2016 . R. Qiao and M. Seaborn, \"A new approach for rowhammer attacks,\" in Proceedings of the International Symposium on Hardware Oriented Security and Trust, May 2016."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872390"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2332177"},{"key":"e_1_3_2_1_9_1","article-title":"Counter-based tree structure for row hammering mitigation in DRAM","author":"Seyedzadeh S. M.","unstructured":"S. M. Seyedzadeh , A. K. Jones , and R. Melhem , \" Counter-based tree structure for row hammering mitigation in DRAM ,\" IEEE Computer Architecture Letters, preprint. S. M. Seyedzadeh, A. K. Jones, and R. Melhem, \"Counter-based tree structure for row hammering mitigation in DRAM,\" IEEE Computer Architecture Letters, preprint.","journal-title":"IEEE Computer Architecture Letters, preprint."},{"key":"e_1_3_2_1_10_1","unstructured":"About the security content of Mac EFI Security Update 2015-001 Apple https:\/\/support.apple.com\/en-us\/HT204934.  About the security content of Mac EFI Security Update 2015-001 Apple https:\/\/support.apple.com\/en-us\/HT204934."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176789"},{"key":"e_1_3_2_1_12_1","volume-title":"Jan.","author":"Bienia C.","year":"2011","unstructured":"C. Bienia , \"Benchmarking modern multiprocessors,\" Ph. D. Thesis , Princeton University , Jan. 2011 . C. Bienia, \"Benchmarking modern multiprocessors,\" Ph.D. Thesis, Princeton University, Jan. 2011."},{"key":"e_1_3_2_1_13_1","volume-title":"Apr.","author":"Ahn J. H.","year":"2013","unstructured":"J. H. Ahn , S. Li , S. O , and N. P. Jouppi , \" McSimA+: A manycore simulator with application-level+ simulation and detailed microarchitecture modeling,\" in Proceedings of the International Symposium on Performance Analysis of Systems and Software , Apr. 2013 . J. H. Ahn, S. Li, S. O, and N. P. Jouppi, \"McSimA+: A manycore simulator with application-level+ simulation and detailed microarchitecture modeling,\" in Proceedings of the International Symposium on Performance Analysis of Systems and Software, Apr. 2013."},{"key":"e_1_3_2_1_14_1","volume-title":"Feb.","author":"Qureshi M. K.","year":"2011","unstructured":"M. K. Qureshi , A. Seznec , L. A. Lastras , and M. Franceschini , \" Practical and secure PCM systems by online detection of malicious write streams,\" in Proceedings of the International Symposium on High Performance Computer Architecture , Feb. 2011 . M. K. Qureshi, A. Seznec, L. A. Lastras, and M. Franceschini, \"Practical and secure PCM systems by online detection of malicious write streams,\" in Proceedings of the International Symposium on High Performance Computer Architecture, Feb. 2011."},{"key":"e_1_3_2_1_15_1","unstructured":"22nm PTM model http:\/\/ptm.asu.edu\/. Accessed: 2016-11-18.  22nm PTM model http:\/\/ptm.asu.edu\/. Accessed: 2016-11-18."}],"event":{"name":"DAC '17: The 54th Annual Design Automation Conference 2017","location":"Austin TX USA","acronym":"DAC '17","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 54th Annual Design Automation Conference 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062281","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062281","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:26Z","timestamp":1750215806000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062281"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,18]]},"references-count":15,"alternative-id":["10.1145\/3061639.3062281","10.1145\/3061639"],"URL":"https:\/\/doi.org\/10.1145\/3061639.3062281","relation":{},"subject":[],"published":{"date-parts":[[2017,6,18]]},"assertion":[{"value":"2017-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}