{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:07:30Z","timestamp":1750306050848,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:00:00Z","timestamp":1497744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,18]]},"DOI":"10.1145\/3061639.3062286","type":"proceedings-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T12:18:42Z","timestamp":1497356322000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["MOCA"],"prefix":"10.1145","author":[{"given":"Zhehui","family":"Wang","sequence":"first","affiliation":[{"name":"The Hong Kong University of Science and Technology"}]},{"given":"Zhengbin","family":"Pang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology"}]},{"given":"Peng","family":"Yang","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology"}]},{"given":"Jiang","family":"Xu","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology"}]},{"given":"Xuanqi","family":"Chen","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology"}]},{"given":"Rafael K. V.","family":"Maeda","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology"}]},{"given":"Zhifei","family":"Wang","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology"}]},{"given":"Luan H.K.","family":"Duong","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology"}]},{"given":"Haoran","family":"Li","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology"}]},{"given":"Zhe","family":"Wang","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology"}]}],"member":"320","published-online":{"date-parts":[[2017,6,18]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000115"},{"key":"e_1_3_2_1_2_1","volume-title":"Design and Evaluation of an Optical CPU-DRAM Interconnect,\" in ICCD","author":"Hadke A.","year":"2008","unstructured":"A. Hadke , \" Design and Evaluation of an Optical CPU-DRAM Interconnect,\" in ICCD , 2008 . A. Hadke et al., \"Design and Evaluation of an Optical CPU-DRAM Interconnect,\" in ICCD, 2008."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815978"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2008.11"},{"key":"e_1_3_2_1_5_1","volume-title":"An Energy-Efficient Optically Connected Memory Module for Hybrid Packet- and Circuit-Switched Optical Networks,\" JSTQE","author":"Brunina D.","year":"2013","unstructured":"D. Brunina , \" An Energy-Efficient Optically Connected Memory Module for Hybrid Packet- and Circuit-Switched Optical Networks,\" JSTQE , vol. 19 , March 2013 . D. Brunina et al., \"An Energy-Efficient Optically Connected Memory Module for Hybrid Packet- and Circuit-Switched Optical Networks,\" JSTQE, vol. 19, March 2013."},{"key":"e_1_3_2_1_6_1","volume-title":"Potential and Pitfalls of Silicon Photonics Computing and Interconnect,\" in ISCAS","author":"Beux S. L.","year":"2013","unstructured":"S. L. Beux , \" Potential and Pitfalls of Silicon Photonics Computing and Interconnect,\" in ISCAS , 2013 . S. L. Beux et al., \"Potential and Pitfalls of Silicon Photonics Computing and Interconnect,\" in ISCAS, 2013."},{"key":"e_1_3_2_1_7_1","first-page":"2600","article-title":"A Novel Low Gate-Count Pipeline Topology With Multiplexer-Flip-Flops for Serial Link","volume":"59","author":"Tsai W. Y.","year":"2012","unstructured":"W. Y. Tsai , \" A Novel Low Gate-Count Pipeline Topology With Multiplexer-Flip-Flops for Serial Link ,\" TCSI , vol. 59 , pp. 2600 -- 2610 , Nov 2012 . W. Y. Tsai et al., \"A Novel Low Gate-Count Pipeline Topology With Multiplexer-Flip-Flops for Serial Link,\" TCSI, vol. 59, pp. 2600--2610, Nov 2012.","journal-title":"TCSI"},{"key":"e_1_3_2_1_8_1","volume-title":"Memory-centric System Interconnect Design with Hybrid Memory Cubes,\" in PACT","author":"Kim G.","year":"2013","unstructured":"G. Kim , \" Memory-centric System Interconnect Design with Hybrid Memory Cubes,\" in PACT , 2013 . G. Kim et al., \"Memory-centric System Interconnect Design with Hybrid Memory Cubes,\" in PACT, 2013."},{"key":"e_1_3_2_1_9_1","volume-title":"Smart: Single-Cycle Multihop Traversals over a Shared Network on Chip,\" in MICRO","author":"Krishna T.","year":"2014","unstructured":"T. Krishna , \" Smart: Single-Cycle Multihop Traversals over a Shared Network on Chip,\" in MICRO , 2014 . T. Krishna et al., \"Smart: Single-Cycle Multihop Traversals over a Shared Network on Chip,\" in MICRO, 2014."},{"key":"e_1_3_2_1_10_1","unstructured":"\"Hybrid Memory Cube Specification 2.0 \" Technical Publication 2014.  \"Hybrid Memory Cube Specification 2.0 \" Technical Publication 2014."},{"key":"e_1_3_2_1_11_1","volume-title":"A Unified Memory Network Architecture for In-Memory Computing in Commodity Servers,\" in MICRO","author":"Zhan J.","year":"2016","unstructured":"J. Zhan , \" A Unified Memory Network Architecture for In-Memory Computing in Commodity Servers,\" in MICRO , 2016 . J. Zhan et al., \"A Unified Memory Network Architecture for In-Memory Computing in Commodity Servers,\" in MICRO, 2016."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_13_1","first-page":"678","article-title":"An Inter\/Intra-Chip Optical Network for Manycore Processors","volume":"23","author":"Wu X.","year":"2015","unstructured":"X. Wu , \" An Inter\/Intra-Chip Optical Network for Manycore Processors ,\" TVLSI , vol. 23 , pp. 678 -- 691 , April 2015 . X. Wu et al., \"An Inter\/Intra-Chip Optical Network for Manycore Processors,\" TVLSI, vol. 23, pp. 678--691, April 2015.","journal-title":"TVLSI"},{"key":"e_1_3_2_1_14_1","first-page":"542","article-title":"A 24-Channel, 300 Gb\/s, 8.2 pJ\/bit, Full-Duplex Fiber-Coupled Optical Transceiver Module Based on a Single","volume":"29","author":"Schow C.","year":"2011","unstructured":"C. Schow , \" A 24-Channel, 300 Gb\/s, 8.2 pJ\/bit, Full-Duplex Fiber-Coupled Optical Transceiver Module Based on a Single \" Holey\" CMOS IC,\" JLT , vol. 29 , pp. 542 -- 553 , Feb 2011 . C. Schow et al., \"A 24-Channel, 300 Gb\/s, 8.2 pJ\/bit, Full-Duplex Fiber-Coupled Optical Transceiver Module Based on a Single \"Holey\" CMOS IC,\" JLT, vol. 29, pp. 542--553, Feb 2011.","journal-title":"Holey\" CMOS IC,\" JLT"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2857058.2857066"},{"key":"e_1_3_2_1_16_1","first-page":"19","article-title":"Memory Bandwidth and Machine Balance in Current High Performance Computers","author":"McCalpin J. D.","year":"1995","unstructured":"J. D. McCalpin , \" Memory Bandwidth and Machine Balance in Current High Performance Computers ,\" TCCA , pp. 19 -- 25 , Dec. 1995 . J. D. McCalpin, \"Memory Bandwidth and Machine Balance in Current High Performance Computers,\" TCCA, pp. 19--25, Dec. 1995.","journal-title":"TCCA"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_18_1","volume-title":"A High-level DRAM Timing, Power and Area Exploration Tool,\" in SAMOS","author":"Naji O.","year":"2015","unstructured":"O. Naji , \" A High-level DRAM Timing, Power and Area Exploration Tool,\" in SAMOS , 2015 . O. Naji et al., \"A High-level DRAM Timing, Power and Area Exploration Tool,\" in SAMOS, 2015."},{"key":"e_1_3_2_1_19_1","volume-title":"Calculating Memory System Power for DDR3,\" Technical Publication","author":"Naji O.","year":"2014","unstructured":"O. Naji , \" Calculating Memory System Power for DDR3,\" Technical Publication , 2014 . O. Naji et al., \"Calculating Memory System Power for DDR3,\" Technical Publication, 2014."},{"key":"e_1_3_2_1_20_1","first-page":"1574","article-title":"Improve Chip Pin Performance Using Optical Interconnects","volume":"24","author":"Wang Z.","year":"2016","unstructured":"Z. Wang , \" Improve Chip Pin Performance Using Optical Interconnects ,\" TVLSI , vol. 24 , pp. 1574 -- 1587 , April 2016 . Z. Wang et al., \"Improve Chip Pin Performance Using Optical Interconnects,\" TVLSI, vol. 24, pp. 1574--1587, April 2016.","journal-title":"TVLSI"},{"key":"e_1_3_2_1_21_1","unstructured":"\"Corning\u00ae Single-Mode Optical Fiber \" Technical Publication.  \"Corning\u00ae Single-Mode Optical Fiber \" Technical Publication."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature03569"},{"key":"e_1_3_2_1_23_1","first-page":"136","article-title":"Towards Adaptively Tuned Silicon Microring Resonators for Optical Networks-on-Chip Applications","volume":"20","author":"Zhang Y.","year":"2014","unstructured":"Y. Zhang , \" Towards Adaptively Tuned Silicon Microring Resonators for Optical Networks-on-Chip Applications ,\" JSTQE , vol. 20 , pp. 136 -- 149 , July 2014 . Y. Zhang et al., \"Towards Adaptively Tuned Silicon Microring Resonators for Optical Networks-on-Chip Applications,\" JSTQE, vol. 20, pp. 136--149, July 2014.","journal-title":"JSTQE"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4302-6497-2","volume-title":"Optimizing HPC Applications with Intel Cluster Tools","author":"Supalov A.","year":"2014","unstructured":"A. Supalov , Optimizing HPC Applications with Intel Cluster Tools . Apress , 2014 . A. Supalov et al., Optimizing HPC Applications with Intel Cluster Tools. Apress, 2014."}],"event":{"name":"DAC '17: The 54th Annual Design Automation Conference 2017","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin TX USA","acronym":"DAC '17"},"container-title":["Proceedings of the 54th Annual Design Automation Conference 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062286","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062286","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:26Z","timestamp":1750215806000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062286"}},"subtitle":["an Inter\/Intra-Chip Optical Network for Memory"],"short-title":[],"issued":{"date-parts":[[2017,6,18]]},"references-count":24,"alternative-id":["10.1145\/3061639.3062286","10.1145\/3061639"],"URL":"https:\/\/doi.org\/10.1145\/3061639.3062286","relation":{},"subject":[],"published":{"date-parts":[[2017,6,18]]},"assertion":[{"value":"2017-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}