{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,12]],"date-time":"2025-08-12T22:21:28Z","timestamp":1755037288281,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:00:00Z","timestamp":1497744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,18]]},"DOI":"10.1145\/3061639.3062293","type":"proceedings-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T12:18:42Z","timestamp":1497356322000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["On Mitigation of Side-Channel Attacks in 3D ICs"],"prefix":"10.1145","author":[{"given":"Johann","family":"Knechtel","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, New York University Abu Dhabi (NYUAD), United Arab Emirates"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ozgur","family":"Sinanoglu","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, New York University Abu Dhabi (NYUAD), United Arab Emirates"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,6,18]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"e_1_3_2_1_2_1","volume-title":"Side-channel attacks: Ten years after its publication and the impacts on cryptographic module security testing,\" in IACR Crypt. ePrint Arch., no. 388","author":"Zhou Y.","year":"2005","unstructured":"Y. Zhou and D. Feng , \" Side-channel attacks: Ten years after its publication and the impacts on cryptographic module security testing,\" in IACR Crypt. ePrint Arch., no. 388 , 2005 . Y. Zhou and D. Feng, \"Side-channel attacks: Ten years after its publication and the impacts on cryptographic module security testing,\" in IACR Crypt. ePrint Arch., no. 388, 2005."},{"key":"e_1_3_2_1_3_1","volume-title":"the blink of an eye: There goes your AES key,\" in IACR Crypt. ePrint Arch., no. 296","author":"Skorobogatov S.","year":"2012","unstructured":"S. Skorobogatov and C. Woods , \"In the blink of an eye: There goes your AES key,\" in IACR Crypt. ePrint Arch., no. 296 , 2012 . S. Skorobogatov and C. Woods, \"In the blink of an eye: There goes your AES key,\" in IACR Crypt. ePrint Arch., no. 296, 2012."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-08302-5_15"},{"key":"e_1_3_2_1_5_1","first-page":"865","volume-title":"USENIX Sec. Symp.","author":"Masti R. J.","year":"2015","unstructured":"R. J. Masti covert channels on multi-core platforms,\" in Proc . USENIX Sec. Symp. , 2015 , pp. 865 -- 880 . R. J. Masti et al., \"Thermal covert channels on multi-core platforms,\" in Proc. USENIX Sec. Symp., 2015, pp. 865--880."},{"key":"e_1_3_2_1_6_1","unstructured":"(2016) International technology roadmap for semiconductor 2.0. ITRS. {Online}: http:\/\/www.semiconductors.org\/main\/2015_international_technology_roadmap_for_semiconductors_itrs\/  (2016) International technology roadmap for semiconductor 2.0. ITRS. {Online}: http:\/\/www.semiconductors.org\/main\/2015_international_technology_roadmap_for_semiconductors_itrs\/"},{"key":"e_1_3_2_1_7_1","first-page":"188","volume-title":"Int. Sol.-St. Circ. Conf.","author":"Kim D. H.","year":"2012","unstructured":"D. H. Kim : 3D massively parallel processor with stacked memory,\" in Proc . Int. Sol.-St. Circ. Conf. , 2012 , pp. 188 -- 190 . D. H. Kim et al., \"3D-MAPS: 3D massively parallel processor with stacked memory,\" in Proc. Int. Sol.-St. Circ. Conf., 2012, pp. 188--190."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2015.2511626"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474382"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872335"},{"key":"e_1_3_2_1_11_1","volume-title":"Eds. Springer","author":"Budhathoki P.","year":"2016","unstructured":"P. Budhathoki floorplanning and optimization of thermal through-silicon vias,\" in 3D Stacked Chips -- From Emerging Processes to Heterogeneous Systems, I. A. M. Elfadel and G. Fettweis , Eds. Springer , 2016 . P. Budhathoki et al., \"Integrating 3D floorplanning and optimization of thermal through-silicon vias,\" in 3D Stacked Chips -- From Emerging Processes to Heterogeneous Systems, I. A. M. Elfadel and G. Fettweis, Eds. Springer, 2016."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2523983"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925793"},{"issue":"99","key":"e_1_3_2_1_14_1","first-page":"1","article-title":"Kalman predictor-based proactive dynamic thermal management for 3D NoC systems with noisy thermal sensors","author":"Fu Y.","year":"2017","unstructured":"Y. Fu , \" Kalman predictor-based proactive dynamic thermal management for 3D NoC systems with noisy thermal sensors ,\" Trans. Comp.-Aided Des. Integ. Circ. Sys. , vol. PP, no. 99 , pp. 1 -- 1 , 2017 . Y. Fu et al., \"Kalman predictor-based proactive dynamic thermal management for 3D NoC systems with noisy thermal sensors,\" Trans. Comp.-Aided Des. Integ. Circ. Sys., vol. PP, no. 99, pp. 1--1, 2017.","journal-title":"Trans. Comp.-Aided Des. Integ. Circ. Sys."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2550460"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357114"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1920261.1920292"},{"key":"e_1_3_2_1_18_1","first-page":"520","volume-title":"Int. Conf. Comp. Des.","author":"Gu P.","year":"2016","unstructured":"P. Gu design for side-channel information leakage,\" in Proc . Int. Conf. Comp. Des. , 2016 , pp. 520 -- 527 . P. Gu et al., \"Thermal-aware 3D design for side-channel information leakage,\" in Proc. Int. Conf. Comp. Des., 2016, pp. 520--527."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2272542"},{"key":"e_1_3_2_1_20_1","volume-title":"Low Power, and Reliable 3D Integrated Circuits","author":"Lim S. K.","year":"2013","unstructured":"S. K. Lim , Design for High Performance , Low Power, and Reliable 3D Integrated Circuits . Springer , 2013 . S. K. Lim, Design for High Performance, Low Power, and Reliable 3D Integrated Circuits. Springer, 2013."},{"key":"e_1_3_2_1_21_1","volume-title":"Corblivar floorplanning suite and benchmarks. {Online}: https:\/\/github.com\/IFTE-EDA\/Corblivar","author":"Knechtel J.","year":"2017","unstructured":"J. Knechtel . ( 2017 ) Corblivar floorplanning suite and benchmarks. {Online}: https:\/\/github.com\/IFTE-EDA\/Corblivar J. Knechtel. (2017) Corblivar floorplanning suite and benchmarks. {Online}: https:\/\/github.com\/IFTE-EDA\/Corblivar"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337172"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/11556114_14"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2432141"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2131890"},{"key":"e_1_3_2_1_27_1","volume-title":"National Tsing Hua University","author":"Lin H.-L.","year":"2010","unstructured":"H.-L. Lin , \"A multiple power domain floorplanning in 3D IC,\" Master's thesis , National Tsing Hua University , Taiwan , 2010 . H.-L. Lin, \"A multiple power domain floorplanning in 3D IC,\" Master's thesis, National Tsing Hua University, Taiwan, 2010."},{"key":"e_1_3_2_1_28_1","first-page":"267","volume-title":"Int. Conf. Circ. Sys. Comp. Comm.","author":"Lee B.","year":"2014","unstructured":"B. Lee islanding technique for concurrent power and temperature optimization in 3D-stacked ICs,\" in Proc . Int. Conf. Circ. Sys. Comp. Comm. , 2014 , pp. 267 -- 269 . B. Lee et al., \"Voltage islanding technique for concurrent power and temperature optimization in 3D-stacked ICs,\" in Proc. Int. Conf. Circ. Sys. Comp. Comm., 2014, pp. 267--269."}],"event":{"name":"DAC '17: The 54th Annual Design Automation Conference 2017","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin TX USA","acronym":"DAC '17"},"container-title":["Proceedings of the 54th Annual Design Automation Conference 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062293","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062293","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:26Z","timestamp":1750215806000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062293"}},"subtitle":["Decorrelating Thermal Patterns from Power and Activity"],"short-title":[],"issued":{"date-parts":[[2017,6,18]]},"references-count":27,"alternative-id":["10.1145\/3061639.3062293","10.1145\/3061639"],"URL":"https:\/\/doi.org\/10.1145\/3061639.3062293","relation":{},"subject":[],"published":{"date-parts":[[2017,6,18]]},"assertion":[{"value":"2017-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}