{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,13]],"date-time":"2025-10-13T01:51:24Z","timestamp":1760320284674,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:00:00Z","timestamp":1497744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61602300,61202026,61332001"],"award-info":[{"award-number":["61602300,61202026,61332001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003399","name":"Science and Technology Commission of Shanghai Municipality","doi-asserted-by":"publisher","award":["15YF1406000"],"award-info":[{"award-number":["15YF1406000"]}],"id":[{"id":"10.13039\/501100003399","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Program of China National 1000 Young Talent Plan"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,18]]},"DOI":"10.1145\/3061639.3062318","type":"proceedings-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T12:18:42Z","timestamp":1497356322000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Sneak-Path Based Test and Diagnosis for 1R RRAM Crossbar Using Voltage Bias Technique"],"prefix":"10.1145","author":[{"given":"Tianjian","family":"Li","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Xiangyu","family":"Bi","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Naifeng","family":"Jing","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Xiaoyao","family":"Liang","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Li","family":"Jiang","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Shanghai Jiao Tong University, Shanghai, China"}]}],"member":"320","published-online":{"date-parts":[[2017,6,18]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"507","volume-title":"Memristor-the missing circuit element","author":"Chua L.","year":"1971","unstructured":"Chua , L. Memristor-the missing circuit element . In IEEE Transactions on circuit theory, pages 507 -- 519 , 1971 . Chua, L. Memristor-the missing circuit element. In IEEE Transactions on circuit theory, pages 507--519, 1971."},{"key":"e_1_3_2_1_2_1","unstructured":"International Technology Roadmap for Semiconductors. http:\/\/www.itrs.net\/.  International Technology Roadmap for Semiconductors. http:\/\/www.itrs.net\/."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/20\/42\/425204"},{"key":"e_1_3_2_1_5_1","first-page":"1530","volume-title":"Automation Test in Europe Conference Exhibition","author":"Cong","year":"2011","unstructured":"Cong Xu et al. Design implications of memristor-based RRAM cross-point structures. In Design , Automation Test in Europe Conference Exhibition , pages 1530 -- 1591 , 2011 . Cong Xu et al. Design implications of memristor-based RRAM cross-point structures. In Design, Automation Test in Europe Conference Exhibition, pages 1530--1591, 2011."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898101"},{"key":"e_1_3_2_1_8_1","first-page":"37","volume-title":"Symposium on VLSI Technology","author":"Wootae L.","year":"2014","unstructured":"Wootae L. Varistor-type bidirectional switch (JMAX>107A\/cm2, selectivity~104) for 3D bipolar resistive memory arrays . In Symposium on VLSI Technology , pages 37 -- 38 , 2014 . Wootae L. et al. Varistor-type bidirectional switch (JMAX>107A\/cm2, selectivity~104) for 3D bipolar resistive memory arrays. In Symposium on VLSI Technology, pages 37--38, 2014."},{"key":"e_1_3_2_1_9_1","first-page":"1427","volume-title":"IEEE Electron Device Letters","author":"Huang","year":"2011","unstructured":"J. J. Huang et al. VBipolar nonlinear Ni\/TiO2\/Ni selector for 1S1R crossbar array applications . In IEEE Electron Device Letters , pages 1427 -- 1429 , 2011 . J. J. Huang et al. VBipolar nonlinear Ni\/TiO2\/Ni selector for 1S1R crossbar array applications. In IEEE Electron Device Letters, pages 1427--1429, 2011."},{"key":"e_1_3_2_1_10_1","first-page":"200","volume-title":"IEEE Solid-State Circuits Conference Digest of Technical Papers","author":"Sheu","year":"2011","unstructured":"S.-S. Sheu et al. A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access timeand 160 ns MLC-access capability . In IEEE Solid-State Circuits Conference Digest of Technical Papers , pages 200 -- 202 , 2011 . S.-S. Sheu et al. A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access timeand 160 ns MLC-access capability. In IEEE Solid-State Circuits Conference Digest of Technical Papers, pages 200--202, 2011."},{"key":"e_1_3_2_1_11_1","first-page":"200","volume-title":"IEEE Solid-State Circuits Conference Digest of Technical Papers","author":"Liu 0.","year":"2014","unstructured":"T. Liu et al. A 13 0. 7-mm2- Layer 32-Gb ReRAM memory device in 24-nm technology . In IEEE Solid-State Circuits Conference Digest of Technical Papers , pages 200 -- 202 , 2014 . T. Liu et al. A 130.7-mm2-Layer 32-Gb ReRAM memory device in 24-nm technology. In IEEE Solid-State Circuits Conference Digest of Technical Papers, pages 200--202, 2014."},{"key":"e_1_3_2_1_12_1","volume":"4","author":"Sung Hyun","unstructured":"J. Sung Hyun et al. 3D-stackable crossbar resistive memory based on field assisted superlinear threshold (FAST) selector. In IEEE Electron Device Letters, pages 6.7.1--6.7. 4 , 2014. J. Sung Hyun et al. 3D-stackable crossbar resistive memory based on field assisted superlinear threshold (FAST) selector. In IEEE Electron Device Letters, pages 6.7.1--6.7.4, 2014.","journal-title":"In IEEE Electron Device Letters, pages 6.7.1--6.7."},{"key":"e_1_3_2_1_13_1","first-page":"389","volume-title":"Nano letters","author":"Kuk-Hwan Kim","year":"2011","unstructured":"Kuk-Hwan Kim et al. A functional hybrid memristor crossbar-array\/CMOS system for data storage and neuromorphic applications . In Nano letters , pages 389 -- 395 , 2011 . Kuk-Hwan Kim et al. A functional hybrid memristor crossbar-array\/CMOS system for data storage and neuromorphic applications. In Nano letters, pages 389--395, 2011."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2093145.2093151"},{"key":"e_1_3_2_1_15_1","first-page":"1","volume-title":"Automation Test in Europe","author":"Cong","year":"2011","unstructured":"Cong Xu et al. Design implications of memristor-based RRAM cross-point structures. In Design , Automation Test in Europe , pages 1 -- 6 , 2011 . Cong Xu et al. Design implications of memristor-based RRAM cross-point structures. In Design, Automation Test in Europe, pages 1--6, 2011."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.23"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116247"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.219"},{"key":"e_1_3_2_1_19_1","volume":"82","author":"Kannan","unstructured":"S. Kannan et al. Modeling, Detection, and Diagnosis of Faults in Multilevel Memristor Memories. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pages 82 2--834, 2015. S. Kannan et al. Modeling, Detection, and Diagnosis of Faults in Multilevel Memristor Memories. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pages 822--834, 2015.","journal-title":"In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pages"},{"key":"e_1_3_2_1_20_1","first-page":"799","volume-title":"Automation and Test in Europe","author":"Haron N. Z.","year":"2012","unstructured":"Haron , N. Z. and Hamdioui , S . DfT schemes for resistive open defects in RRAMs. In Design , Automation and Test in Europe , pages 799 -- 804 , 2012 . Haron, N. Z. and Hamdioui, S. DfT schemes for resistive open defects in RRAMs. In Design, Automation and Test in Europe, pages 799--804, 2012."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2012.10.001"},{"key":"e_1_3_2_1_22_1","first-page":"1","volume-title":"International Conference on Signal Processing and Communications","author":"Cassuto Y.","year":"2014","unstructured":"Cassuto , Y. and Kvatinsky , S . and Yaakobi, E. On the channel induced by sneak-path errors in memristor arrays . In International Conference on Signal Processing and Communications , pages 1 -- 6 , 2014 . Cassuto, Y. and Kvatinsky, S. and Yaakobi, E. On the channel induced by sneak-path errors in memristor arrays. In International Conference on Signal Processing and Communications, pages 1--6, 2014."},{"key":"e_1_3_2_1_23_1","volume":"143","author":"Yakopcic","unstructured":"Yakopcic , Chris et al. A memristor device model. In IEEE Electron Device Letters, pages 143 6--1438, 2011. Yakopcic, Chris et al. A memristor device model. In IEEE Electron Device Letters, pages 1436--1438, 2011.","journal-title":"A memristor device model. In IEEE Electron Device Letters, pages"}],"event":{"name":"DAC '17: The 54th Annual Design Automation Conference 2017","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin TX USA","acronym":"DAC '17"},"container-title":["Proceedings of the 54th Annual Design Automation Conference 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062318","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062318","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:26Z","timestamp":1750215806000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062318"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,18]]},"references-count":23,"alternative-id":["10.1145\/3061639.3062318","10.1145\/3061639"],"URL":"https:\/\/doi.org\/10.1145\/3061639.3062318","relation":{},"subject":[],"published":{"date-parts":[[2017,6,18]]},"assertion":[{"value":"2017-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}