{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T13:25:58Z","timestamp":1772112358911,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:00:00Z","timestamp":1497744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,18]]},"DOI":"10.1145\/3061639.3062321","type":"proceedings-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T12:18:42Z","timestamp":1497356322000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Streak"],"prefix":"10.1145","author":[{"given":"Derong","family":"Liu","sequence":"first","affiliation":[{"name":"University of Texas at Austin, Austin, TX, USA"}]},{"given":"Vinicius","family":"Livramento","sequence":"additional","affiliation":[{"name":"Federal University of Santa Catarina, Brazil"}]},{"given":"Salim","family":"Chowdhury","sequence":"additional","affiliation":[{"name":"Oracle Corp., Austin, TX, USA"}]},{"given":"Duo","family":"Ding","sequence":"additional","affiliation":[{"name":"Oracle Corp., Austin, TX, USA"}]},{"given":"Huy","family":"Vo","sequence":"additional","affiliation":[{"name":"Oracle Corp., Austin, TX, USA"}]},{"given":"Akshay","family":"Sharma","sequence":"additional","affiliation":[{"name":"Oracle Corp., Austin, TX, USA"}]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, Austin, TX, USA"}]}],"member":"320","published-online":{"date-parts":[[2017,6,18]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/800033.800880"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055162"},{"key":"e_1_3_2_1_3_1","first-page":"386","volume-title":"ICCAD","author":"Mo F.","year":"2007","unstructured":"F. Mo and R. K. Brayton , \" A simultaneous bus orientation and buses pin flipping algorithm,\" in Proc . ICCAD , 2007 , pp. 386 -- 389 . F. Mo and R. K. Brayton, \"A simultaneous bus orientation and buses pin flipping algorithm,\" in Proc. ICCAD, 2007, pp. 386--389."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065727"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.836728"},{"key":"e_1_3_2_1_6_1","first-page":"192","volume-title":"ASPDAC","author":"Ma T.","year":"2008","unstructured":"T. Ma and E. F. Y. Young , \"TCG-based multi-bend bus driven floorplanning,\" in Proc . ASPDAC , 2008 , pp. 192 -- 197 . T. Ma and E. F. Y. Young, \"TCG-based multi-bend bus driven floorplanning,\" in Proc. ASPDAC, 2008, pp. 192--197."},{"key":"e_1_3_2_1_7_1","first-page":"204","volume-title":"ASPDAC","author":"Kim D. H.","year":"2008","unstructured":"D. H. Kim and S. K. Lim , \" Bus-aware microarchitectural floorplanning,\" in Proc . ASPDAC , 2008 , pp. 204 -- 208 . D. H. Kim and S. K. Lim, \"Bus-aware microarchitectural floorplanning,\" in Proc. ASPDAC, 2008, pp. 204--208."},{"key":"e_1_3_2_1_8_1","first-page":"396","volume-title":"ICCAD","author":"Yan T.","year":"2007","unstructured":"T. Yan and M. D. F. Wong , \"Untangling twisted nets for bus routing,\" in Proc . ICCAD , 2007 , pp. 396 -- 400 . T. Yan and M. D. F. Wong, \"Untangling twisted nets for bus routing,\" in Proc. ICCAD, 2007, pp. 396--400."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2504898"},{"key":"e_1_3_2_1_10_1","first-page":"181","volume-title":"ASPDAC","author":"Wu P.-C.","year":"2013","unstructured":"P.-C. Wu , Q. Ma , and M. D. F. Wong , \"An ILP-based automatic bus planner for dense PCBs,\" in Proc . ASPDAC , 2013 , pp. 181 -- 186 . P.-C. Wu, Q. Ma, and M. D. F. Wong, \"An ILP-based automatic bus planner for dense PCBs,\" in Proc. ASPDAC, 2013, pp. 181--186."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907068"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.144853"},{"issue":"9","key":"e_1_3_2_1_13_1","first-page":"1532","article-title":"Layout decomposition co-optimization for hybrid e-beam and multiple patterning lithography","volume":"35","author":"Yang Y.","year":"2016","unstructured":"Y. Yang , W.-S. Luk , D. Z. Pan , H. Zhou , C. Yan , D. Zhou , and X. Zeng , \" Layout decomposition co-optimization for hybrid e-beam and multiple patterning lithography ,\" IEEE TCAD , vol. 35 , no. 9 , pp. 1532 -- 1545 , 2016 . Y. Yang, W.-S. Luk, D. Z. Pan, H. Zhou, C. Yan, D. Zhou, and X. Zeng, \"Layout decomposition co-optimization for hybrid e-beam and multiple patterning lithography,\" IEEE TCAD, vol. 35, no. 9, pp. 1532--1545, 2016.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/2840819.2840835"},{"key":"e_1_3_2_1_15_1","volume-title":"TILA-S: Timing-driven incremental layer assignment avoiding slew violations,\" IEEE TCAD","author":"Liu D.","year":"2017","unstructured":"D. Liu , B. Yu , S. Chowdhury , and D. Z. Pan , \" TILA-S: Timing-driven incremental layer assignment avoiding slew violations,\" IEEE TCAD , 2017 . D. Liu, B. Yu, S. Chowdhury, and D. Z. Pan, \"TILA-S: Timing-driven incremental layer assignment avoiding slew violations,\" IEEE TCAD, 2017."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898033"},{"key":"e_1_3_2_1_17_1","unstructured":"Gurobi Optimization Inc. \"Gurobi optimizer reference manual \" http:\/\/www.gurobi.com 2016.  Gurobi Optimization Inc. \"Gurobi optimizer reference manual \" http:\/\/www.gurobi.com 2016."}],"event":{"name":"DAC '17: The 54th Annual Design Automation Conference 2017","location":"Austin TX USA","acronym":"DAC '17","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 54th Annual Design Automation Conference 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062321","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062321","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:26Z","timestamp":1750215806000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062321"}},"subtitle":["Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups"],"short-title":[],"issued":{"date-parts":[[2017,6,18]]},"references-count":17,"alternative-id":["10.1145\/3061639.3062321","10.1145\/3061639"],"URL":"https:\/\/doi.org\/10.1145\/3061639.3062321","relation":{},"subject":[],"published":{"date-parts":[[2017,6,18]]},"assertion":[{"value":"2017-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}