{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T15:00:23Z","timestamp":1761663623716,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:00:00Z","timestamp":1497744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,18]]},"DOI":"10.1145\/3061639.3062328","type":"proceedings-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T12:18:42Z","timestamp":1497356322000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Toggle MUX"],"prefix":"10.1145","author":[{"given":"Christian","family":"Krieg","sequence":"first","affiliation":[{"name":"Institute of Telecommunications, TU Wien, Wien, Austria"}]},{"given":"Clifford","family":"Wolf","sequence":"additional","affiliation":[{"name":"Institute of Computer Technology, TU Wien, Wien, Austria"}]},{"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[{"name":"Institute of Computer Technology, TU Wien, Wien, Austria"}]},{"given":"Tanja","family":"Zseby","sequence":"additional","affiliation":[{"name":"Institute of Telecommunications, TU Wien, Wien, Austria"}]}],"member":"320","published-online":{"date-parts":[[2017,6,18]]},"reference":[{"volume-title":"rep. Xilinx","year":"2016","key":"e_1_3_2_1_1_1","unstructured":"7 Series FPGAs Configurable Logic Block User Guide. Tech. rep. Xilinx , Inc ., Sept. 27, 2016 . 7 Series FPGAs Configurable Logic Block User Guide. Tech. rep. Xilinx, Inc., Sept. 27, 2016."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342387"},{"key":"e_1_3_2_1_3_1","volume-title":"Personal E-Mail Communication on How UCI treats 'X' input signals","author":"Hicks M.","year":"2016","unstructured":"M. Hicks . Personal E-Mail Communication on How UCI treats 'X' input signals . Nov. 18, 2016 . M. Hicks. Personal E-Mail Communication on How UCI treats 'X' input signals. Nov. 18, 2016."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2010.18"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2120970"},{"key":"e_1_3_2_1_6_1","first-page":"1","article-title":"IEEE Standard Verilog Hardware Description Language","volume":"1364","year":"2001","unstructured":"\" IEEE Standard Verilog Hardware Description Language \". In: IEEE Std 1364-2001 ( 2001 ), pp. 1 -- 856 . \"IEEE Standard Verilog Hardware Description Language\". In: IEEE Std 1364-2001 (2001), pp. 1--856.","journal-title":"IEEE Std"},{"key":"e_1_3_2_1_7_1","volume-title":"Personal E-Mail communication if FIGHT detects single unused signals","author":"Jin Y.","year":"2016","unstructured":"Y. Jin . Personal E-Mail communication if FIGHT detects single unused signals . Nov. 19, 2016 . Y. Jin. Personal E-Mail communication if FIGHT detects single unused signals. Nov. 19, 2016."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967054"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.01.004"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596681"},{"key":"e_1_3_2_1_11_1","volume-title":"Proceedings of the Design and Verification Conference (DVCon).","author":"Sutherland S.","year":"2013","unstructured":"S. Sutherland . \"I'm Still In Love With My X!\" In: Proceedings of the Design and Verification Conference (DVCon). 2013 . S. Sutherland. \"I'm Still In Love With My X!\" In: Proceedings of the Design and Verification Conference (DVCon). 2013."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508258"},{"key":"e_1_3_2_1_13_1","volume-title":"Personal conversation regarding detectability of Toggle MUX by Verifiable ASICs approach, and the appicability of Verificable ASICs to the detection of Toggle MUX","author":"Wahby R. S.","year":"2016","unstructured":"R. S. Wahby . Personal conversation regarding detectability of Toggle MUX by Verifiable ASICs approach, and the appicability of Verificable ASICs to the detection of Toggle MUX . Nov. 14, 2016 . R. S. Wahby. Personal conversation regarding detectability of Toggle MUX by Verifiable ASICs approach, and the appicability of Verificable ASICs to the detection of Toggle MUX. Nov. 14, 2016."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.51"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516654"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474373"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2906147"}],"event":{"name":"DAC '17: The 54th Annual Design Automation Conference 2017","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin TX USA","acronym":"DAC '17"},"container-title":["Proceedings of the 54th Annual Design Automation Conference 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062328","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062328","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:26Z","timestamp":1750215806000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062328"}},"subtitle":["How X-Optimism Can Lead to Malicious Hardware"],"short-title":[],"issued":{"date-parts":[[2017,6,18]]},"references-count":17,"alternative-id":["10.1145\/3061639.3062328","10.1145\/3061639"],"URL":"https:\/\/doi.org\/10.1145\/3061639.3062328","relation":{},"subject":[],"published":{"date-parts":[[2017,6,18]]},"assertion":[{"value":"2017-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}