{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T04:17:40Z","timestamp":1767845860826,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:00:00Z","timestamp":1497744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,18]]},"DOI":"10.1145\/3061639.3062331","type":"proceedings-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T12:18:42Z","timestamp":1497356322000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":35,"title":["Towards Aging-Induced Approximations"],"prefix":"10.1145","author":[{"given":"Hussam","family":"Amrouch","sequence":"first","affiliation":[{"name":"Karlsruhe Institute of Technology, Chair for Embedded Systems (CES), Karlsruhe, Germany"}]},{"given":"Behnam","family":"Khaleghi","sequence":"additional","affiliation":[{"name":"Sharif University of Technology, Tehran, Iran"}]},{"given":"Andreas","family":"Gerstlauer","sequence":"additional","affiliation":[{"name":"University of Texas, Austin, USA"}]},{"given":"J\u00f6rg","family":"Henkel","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Chair for Embedded Systems (CES), Karlsruhe, Germany"}]}],"member":"320","published-online":{"date-parts":[[2017,6,18]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Transistor aging,\" IEEE Spectrum","author":"Keane J.","year":"2011","unstructured":"J. Keane and C. H. Kim , \" Transistor aging,\" IEEE Spectrum , 2011 . J. Keane and C. H. Kim, \"Transistor aging,\" IEEE Spectrum, 2011."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2501310"},{"key":"e_1_3_2_1_3_1","unstructured":"\"bsim Compact mosfet Models for spice Simulation \" http:\/\/www-device.eecs.berkeley.edu\/bsim\/?page=BSIM4.  \"bsim Compact mosfet Models for spice Simulation \" http:\/\/www-device.eecs.berkeley.edu\/bsim\/?page=BSIM4."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898082"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2523439"},{"key":"e_1_3_2_1_6_1","volume-title":"Approximate computing: An emerging paradigm for energy-efficient design,\" in ETS","author":"Han J.","year":"2013","unstructured":"J. Han and M. Orshansky , \" Approximate computing: An emerging paradigm for energy-efficient design,\" in ETS , 2013 . J. Han and M. Orshansky, \"Approximate computing: An emerging paradigm for energy-efficient design,\" in ETS, 2013."},{"key":"e_1_3_2_1_7_1","volume-title":"impact: Imprecise adders for low-power approximate computing,\" in ISLPED","author":"Gupta V.","year":"2011","unstructured":"V. Gupta , D. Mohapatra , S. P. Park , A. Raghunathan , and K. Roy , \" impact: Imprecise adders for low-power approximate computing,\" in ISLPED , 2011 . V. Gupta, D. Mohapatra, S. P. Park, A. Raghunathan, and K. Roy, \"impact: Imprecise adders for low-power approximate computing,\" in ISLPED, 2011."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429542"},{"key":"e_1_3_2_1_9_1","unstructured":"\"Degradation-Aware Cell Libraries V1.0 \" http:\/\/ces.itec.kit.edu\/dependable-hardware.php  \"Degradation-Aware Cell Libraries V1.0 \" http:\/\/ces.itec.kit.edu\/dependable-hardware.php"},{"key":"e_1_3_2_1_10_1","unstructured":"\"Video trace library \" http:\/\/trace.eas.asu.edu\/yuv\/index.html.  \"Video trace library \" http:\/\/trace.eas.asu.edu\/yuv\/index.html."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2005.860338"},{"key":"e_1_3_2_1_12_1","first-page":"61","article-title":"Aging-aware logic synthesis","author":"Ebrahimi M.","year":"2013","unstructured":"M. Ebrahimi , F. Oboril , S. Kiamehr , and M. B. Tahoori , \" Aging-aware logic synthesis ,\" in ICCAD , 2013 , pp. 61 -- 68 . M. Ebrahimi, F. Oboril, S. Kiamehr, and M. B. Tahoori, \"Aging-aware logic synthesis,\" in ICCAD, 2013, pp. 61--68.","journal-title":"ICCAD"},{"key":"e_1_3_2_1_13_1","volume-title":"Impact of bti on dynamic and static power: From the physical to circuit level,\" in IRPS","author":"Amrouch H.","year":"2017","unstructured":"H. Amrouch , S. Mishra , van Santen Victor , M. Souvik , and J. Henkel , \" Impact of bti on dynamic and static power: From the physical to circuit level,\" in IRPS , 2017 . H. Amrouch, S. Mishra, van Santen Victor, M. Souvik, and J. Henkel, \"Impact of bti on dynamic and static power: From the physical to circuit level,\" in IRPS, 2017."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.974895"},{"key":"e_1_3_2_1_15_1","volume-title":"System level dsp synthesis using voltage overscaling, unequal error protection & adaptive quality tuning,\" in SIPS","author":"Karakonstantis G.","year":"2009","unstructured":"G. Karakonstantis , D. Mohapatra , and K. Roy , \" System level dsp synthesis using voltage overscaling, unequal error protection & adaptive quality tuning,\" in SIPS , 2009 . G. Karakonstantis, D. Mohapatra, and K. Roy, \"System level dsp synthesis using voltage overscaling, unequal error protection & adaptive quality tuning,\" in SIPS, 2009."},{"key":"e_1_3_2_1_16_1","volume-title":"Controlled timing-error acceptance for low energy idct design,\" in DATE","author":"He K.","year":"2011","unstructured":"K. He , A. Gerstlauer , and M. Orshansky , \" Controlled timing-error acceptance for low energy idct design,\" in DATE , 2011 . K. He, A. Gerstlauer, and M. Orshansky, \"Controlled timing-error acceptance for low energy idct design,\" in DATE, 2011."},{"key":"e_1_3_2_1_17_1","volume-title":"Variable latency speculative addition: a new paradigm for arithmetic circuit design","author":"Verma A. K.","year":"2008","unstructured":"A. K. Verma , P. Brisk , and P. Ienne , \" Variable latency speculative addition: a new paradigm for arithmetic circuit design ,\" 2008 . A. K. Verma, P. Brisk, and P. Ienne, \"Variable latency speculative addition: a new paradigm for arithmetic circuit design,\" 2008."},{"key":"e_1_3_2_1_18_1","unstructured":"\"Nangate Open Cell Library \" http:\/\/www.nangate.com\/.  \"Nangate Open Cell Library \" http:\/\/www.nangate.com\/."}],"event":{"name":"DAC '17: The 54th Annual Design Automation Conference 2017","location":"Austin TX USA","acronym":"DAC '17","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 54th Annual Design Automation Conference 2017"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062331","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3061639.3062331","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:26Z","timestamp":1750215806000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3061639.3062331"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,18]]},"references-count":18,"alternative-id":["10.1145\/3061639.3062331","10.1145\/3061639"],"URL":"https:\/\/doi.org\/10.1145\/3061639.3062331","relation":{},"subject":[],"published":{"date-parts":[[2017,6,18]]},"assertion":[{"value":"2017-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}