{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,2]],"date-time":"2026-10-02T07:54:34Z","timestamp":1790927674264,"version":"4.1.0"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,14]],"date-time":"2017-06-14T00:00:00Z","timestamp":1497398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,14]]},"DOI":"10.1145\/3062341.3062352","type":"proceedings-article","created":{"date-parts":[[2017,6,14]],"date-time":"2017-06-14T10:01:04Z","timestamp":1497434464000},"page":"618-632","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":128,"title":["Repairing sequential consistency in C\/C++11"],"prefix":"10.1145","author":[{"given":"Ori","family":"Lahav","sequence":"first","affiliation":[{"name":"MPI-SWS, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Viktor","family":"Vafeiadis","sequence":"additional","affiliation":[{"name":"MPI-SWS, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jeehoon","family":"Kang","sequence":"additional","affiliation":[{"name":"Seoul National University, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chung-Kil","family":"Hur","sequence":"additional","affiliation":[{"name":"Seoul National University, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Derek","family":"Dreyer","sequence":"additional","affiliation":[{"name":"MPI-SWS, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2017,6,14]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"C\/C++11 mappings to processors available at http:\/\/www. cl.cam.ac.uk\/~pes20\/cpp\/cpp0xmappings.html. {Online; accessed 27-September-2016}.  C\/C++11 mappings to processors available at http:\/\/www. cl.cam.ac.uk\/~pes20\/cpp\/cpp0xmappings.html. {Online; accessed 27-September-2016}."},{"key":"e_1_3_2_1_2_1","unstructured":"Crossbeam: support for concurrent and parallel programming available at https:\/\/github.com\/aturon\/crossbeam. {Online; accessed 24-October-2016}.  Crossbeam: support for concurrent and parallel programming available at https:\/\/github.com\/aturon\/crossbeam. {Online; accessed 24-October-2016}."},{"key":"e_1_3_2_1_3_1","unstructured":"Supplementary material for this paper available at http: \/\/plv.mpi-sws.org\/scfix\/.  Supplementary material for this paper available at http: \/\/plv.mpi-sws.org\/scfix\/."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627752"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2837614.2837637"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-46669-8_12"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2103656.2103717"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1926385.1926394"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2247684.2247688"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375591"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2618128.2618134"},{"key":"e_1_3_2_1_12_1","first-page":"2","article-title":"C\/C++ causal cycles confound compositionality","author":"Dodds M.","year":"2013","journal-title":"TinyToCS"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2837614.2837615"},{"key":"e_1_3_2_1_14_1","unstructured":"Intel. A formal specification of Intel Itanium processor family memory ordering 2002. http:\/\/download.intel.com\/ design\/Itanium\/Downloads\/25142901.pdf. {Online; accessed 14-November-2016}.  Intel. A formal specification of Intel Itanium processor family memory ordering 2002. http:\/\/download.intel.com\/ design\/Itanium\/Downloads\/25142901.pdf. {Online; accessed 14-November-2016}."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2933575.2934536"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3009837.3009850"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2837614.2837643"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-47666-6_25"},{"key":"e_1_3_2_1_19_1","first-page":"495","volume-title":"FM 2016","author":"Lahav O."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"key":"e_1_3_2_1_21_1","first-page":"80","volume-title":"PPoPP","author":"L\u02c6e N. M.","year":"2013"},{"key":"e_1_3_2_1_22_1","unstructured":"Y. A. Manerkar C. Trippel D. Lustig M. Pellauer and M. Martonosi. Counterexamples and proof loophole for the C\/C++ to POWER and ARMv7 trailing-sync compiler mappings. arXiv preprint arXiv:1611.01507 2016.  Y. A. Manerkar C. Trippel D. Lustig M. Pellauer and M. Martonosi. Counterexamples and proof loophole for the C\/C++ to POWER and ARMv7 trailing-sync compiler mappings. arXiv preprint arXiv:1611.01507 2016."},{"key":"e_1_3_2_1_23_1","unstructured":"L. Maranget S. Sarkar and P. Sewell. A tutorial introduction to the ARM and POWER relaxed memory models. http:\/\/www.cl.cam.ac.uk\/\u02dcpes20\/ppc-supplemental\/test7.pdf 2012.  L. Maranget S. Sarkar and P. Sewell. A tutorial introduction to the ARM and POWER relaxed memory models. http:\/\/www.cl.cam.ac.uk\/\u02dcpes20\/ppc-supplemental\/test7.pdf 2012."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2509136.2509514"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03359-9_27"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2837614.2837616"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254102"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/42190.42277"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2660193.2660243"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2676726.2676995"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2509136.2509532"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3009837.3009838"}],"event":{"name":"PLDI '17: ACM SIGPLAN Conference on Programming Language Design and Implementation","location":"Barcelona Spain","acronym":"PLDI '17","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3062341.3062352","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3062341.3062352","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:36:32Z","timestamp":1750203392000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3062341.3062352"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,14]]},"references-count":32,"alternative-id":["10.1145\/3062341.3062352","10.1145\/3062341"],"URL":"https:\/\/doi.org\/10.1145\/3062341.3062352","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/3140587.3062352","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2017,6,14]]},"assertion":[{"value":"2017-06-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}