{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T13:04:37Z","timestamp":1755695077868,"version":"3.41.0"},"reference-count":36,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2017,5,11]],"date-time":"2017-05-11T00:00:00Z","timestamp":1494460800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Ministry of Science, ICT, and future Planning","award":["NRF-2015R1A2A1A15053435"],"award-info":[{"award-number":["NRF-2015R1A2A1A15053435"]}]},{"name":"MSIP under the Research Project on High Performance and Scalable Manycore Operating System","award":["#14-824-09-011"],"award-info":[{"award-number":["#14-824-09-011"]}]},{"name":"Basic Science Research Program through the National Research Foundation of Korea"},{"name":"Next-Generation Information Computing Development Program through the NRF","award":["NRF-2015M3C4A7065522"],"award-info":[{"award-number":["NRF-2015M3C4A7065522"]}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF 1055094 (CAREER), CCF-0916652 and CNS 1525855"],"award-info":[{"award-number":["CCF 1055094 (CAREER), CCF-0916652 and CNS 1525855"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2017,11,30]]},"abstract":"<jats:p>Soft error is one of the most important design concerns in modern embedded systems with aggressive technology scaling. Among various microarchitectural components in a processor, cache is the most susceptible component to soft errors. Error detection and correction codes are common protection techniques for cache memory due to their design simplicity. In order to design effective protection techniques for caches, it is important to quantitatively estimate the susceptibility of caches without and even with protections. At the architectural level, vulnerability is the metric to quantify the susceptibility of data in caches. However, existing tools and techniques calculate the vulnerability of data in caches through coarse-grained block-level estimation. Further, they ignore common cache protection techniques such as error detection and correction codes. In this article, we demonstrate that our word-level vulnerability estimation is accurate through intensive fault injection campaigns as compared to block-level one. Further, our extensive experiments over benchmark suites reveal several counter-intuitive and interesting results. Parity checking when performed over just reads provides reliable and power-efficient protection than that when performed over both reads and writes. On the other hand, checking error correcting codes only at reads alone can be vulnerable even for single-bit soft errors, while that at both reads and writes provides the perfect reliability.<\/jats:p>","DOI":"10.1145\/3063180","type":"journal-article","created":{"date-parts":[[2017,5,11]],"date-time":"2017-05-11T12:51:05Z","timestamp":1494507065000},"page":"1-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Protecting Caches from Soft Errors"],"prefix":"10.1145","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9456-0927","authenticated-orcid":false,"given":"Yohan","family":"Ko","sequence":"first","affiliation":[{"name":"Yonsei University, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reiley","family":"Jeyapaul","sequence":"additional","affiliation":[{"name":"ARM Research, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngbin","family":"Kim","sequence":"additional","affiliation":[{"name":"Yonsei University, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyoungwoo","family":"Lee","sequence":"additional","affiliation":[{"name":"Yonsei University, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aviral","family":"Shrivastava","sequence":"additional","affiliation":[{"name":"Arizona State University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,5,11]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"ARM. 2007. ARM1156T2-S Technical Manual. (2007). http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0338g\/index.html.  ARM. 2007. ARM1156T2-S Technical Manual. (2007). http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0338g\/index.html."},{"key":"e_1_2_1_2_1","unstructured":"ARM. 2010. ARM Cortex-R4 and Cortex-R4F Technical Reference Manual. (2010). http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0363e\/index.html.  ARM. 2010. ARM Cortex-R4 and Cortex-R4F Technical Reference Manual. (2010). http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0363e\/index.html."},{"key":"e_1_2_1_3_1","unstructured":"ARM. 2014. Cortex-A8 Technical Reference Manual. (2014). http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0344h\/index.html.  ARM. 2014. Cortex-A8 Technical Reference Manual. (2014). http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0344h\/index.html."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430581"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"volume-title":"Advanced reliability for Intel Xeon processor-based servers","author":"Demshki Michael","key":"e_1_2_1_6_1"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784522"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.262"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2873058"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224100"},{"key":"e_1_2_1_13_1","unstructured":"Imagination. 2012. interAptiv Multiprocessing System Datasheet. (2012).  Imagination. 2012. interAptiv Multiprocessing System Datasheet. (2012)."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2038698.2038716"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744846"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2843943"},{"volume-title":"Architectural Support for Gigascale Integration Workshop. Citeseer.","year":"2007","author":"Kudva KJW","key":"e_1_2_1_17_1"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176810"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013273"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000091"},{"volume-title":"The Livermore Fortran Kernels: A computer test of the numerical performance range","author":"McMahon Frank H.","key":"e_1_2_1_21_1"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196114"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"volume-title":"Great Lakes Symposium on VLSI (GLSVLSI\u201916)","author":"Mittal Sparsh","key":"e_1_2_1_24_1"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378282"},{"volume-title":"Addressing soft errors in ARM core-based designs. White Paper","year":"2003","author":"Phelan Richard","key":"e_1_2_1_27_1"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380862"},{"key":"e_1_2_1_29_1","unstructured":"Freescale Semiconductor Application Note. 2007. Error Correction and Error Handling on PowerQUICC III Processors. (2007). http:\/\/application-notes.digchip.com\/314\/314-66495.pdf.  Freescale Semiconductor Application Note. 2007. Error Correction and Error Handling on PowerQUICC III Processors. (2007). http:\/\/application-notes.digchip.com\/314\/314-66495.pdf."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700615"},{"key":"e_1_2_1_31_1","unstructured":"C. Slayman. 2010. Alpha particle or neutron SER-What will dominate in future IC technology. (2010).  C. Slayman. 2010. Alpha particle or neutron SER-What will dominate in future IC technology. (2010)."},{"key":"e_1_2_1_32_1","unstructured":"Texas Instruments. 2011. AM3359 Sitara Processor. (2011). http:\/\/www.ti.com\/lit\/ds\/symlink\/am3351.pdf.  Texas Instruments. 2011. AM3359 Sitara Processor. (2011). http:\/\/www.ti.com\/lit\/ds\/symlink\/am3351.pdf."},{"volume-title":"HP Laboratories","year":"2008","author":"Thoziyoor Shyamkumar","key":"e_1_2_1_33_1"},{"key":"e_1_2_1_34_1","first-page":"188","article-title":"ReStore: Symptom-based soft error detection in microprocessors. Dependable and Secure Computing","volume":"3","author":"Wang Nicholas J.","year":"2006","journal-title":"IEEE Trans on"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.23"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.23"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3063180","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3063180","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3063180","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:36:33Z","timestamp":1750217793000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3063180"}},"subtitle":["A Microarchitect\u2019s Perspective"],"short-title":[],"issued":{"date-parts":[[2017,5,11]]},"references-count":36,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2017,11,30]]}},"alternative-id":["10.1145\/3063180"],"URL":"https:\/\/doi.org\/10.1145\/3063180","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2017,5,11]]},"assertion":[{"value":"2016-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-05-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}