{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:08:14Z","timestamp":1750306094370,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T00:00:00Z","timestamp":1490140800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,3,22]]},"DOI":"10.1145\/3069593.3069614","type":"proceedings-article","created":{"date-parts":[[2017,6,5]],"date-time":"2017-06-05T12:50:05Z","timestamp":1496667005000},"page":"71-75","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Hot Row Identification of DRAM Memory in a Multicore System"],"prefix":"10.1145","author":[{"given":"Xi","family":"Tao","sequence":"first","affiliation":[{"name":"Department of Computer Information Science Engineering, University of Florida, Gainesville, FL"}]},{"given":"Qi","family":"Zeng","sequence":"additional","affiliation":[{"name":"Department of Computer Information Science Engineering, University of Florida, Gainesville, FL"}]},{"given":"Jih-Kwon","family":"Peir","sequence":"additional","affiliation":[{"name":"Department of Computer Information Science Engineering, University of Florida, Gainesville, FL"}]}],"member":"320","published-online":{"date-parts":[[2017,3,22]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"ISCA","author":"Ausavarungnirun R.","year":"2012","unstructured":"R. Ausavarungnirun , K. Chang , L. Subramanian , G. H. Loh and O. Mutlu , Staged memory scheduling: achieving high performance and scalability in heterogeneous systems , ISCA 2012 . R. Ausavarungnirun, K. Chang, L. Subramanian, G. H. Loh and O. Mutlu, Staged memory scheduling: achieving high performance and scalability in heterogeneous systems, ISCA 2012."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/PACT.2011.31"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/2485922.2485957"},{"unstructured":"M. Jeong D. Yoon D. Sunwoo M. Sullivan I. Lee M. Erez \"Balancing DRAM Locality and Parallelism in Shared  M. Jeong D. Yoon D. Sunwoo M. Sullivan I. Lee M. Erez \"Balancing DRAM Locality and Parallelism in Shared","key":"e_1_3_2_1_4_1"},{"unstructured":"Memory CMP System \" HPCA 2012.  Memory CMP System \" HPCA 2012.","key":"e_1_3_2_1_5_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/2155620.2155624"},{"key":"e_1_3_2_1_7_1","volume-title":"USENIX","author":"Mosciborda T.","year":"2007","unstructured":"T. Mosciborda and O. Mutlu , Memory Performance Attacks: Denial of Memory Service in Multi-Core Systems , USENIX , 2007 . T. Mosciborda and O. Mutlu, Memory Performance Attacks: Denial of Memory Service in Multi-Core Systems, USENIX, 2007."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/2024724.2024954"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/L-CA.2011.4"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/PADSW.2014.7097922"},{"key":"e_1_3_2_1_11_1","volume-title":"ISLPED","author":"Xie M.","year":"2013","unstructured":"M. Xie , D. Tong , Y. Feng , K. Huang , X. Cheng , Page Policy Control with Memory Partitioning for DRAM Performance and Power Efficiency , ISLPED 2013 . M. Xie, D. Tong, Y. Feng, K. Huang, X. Cheng, Page Policy Control with Memory Partitioning for DRAM Performance and Power Efficiency, ISLPED 2013."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1007\/978-3-642-03138-0_14"}],"event":{"sponsor":["UTM Universiti Teknologi Malaysia"],"acronym":"HP3C-2017","name":"HP3C-2017: International Conference on High Performance Compilation, Computing and Communications","location":"Kuala Lumpur Malaysia"},"container-title":["Proceedings of the International Conference on High Performance Compilation, Computing and Communications"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3069593.3069614","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3069593.3069614","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:26Z","timestamp":1750217426000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3069593.3069614"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3,22]]},"references-count":12,"alternative-id":["10.1145\/3069593.3069614","10.1145\/3069593"],"URL":"https:\/\/doi.org\/10.1145\/3069593.3069614","relation":{},"subject":[],"published":{"date-parts":[[2017,3,22]]},"assertion":[{"value":"2017-03-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}