{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:35Z","timestamp":1750308575928,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,1,25]],"date-time":"2017-01-25T00:00:00Z","timestamp":1485302400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,1,25]]},"DOI":"10.1145\/3073763.3073765","type":"proceedings-article","created":{"date-parts":[[2017,6,14]],"date-time":"2017-06-14T16:43:34Z","timestamp":1497458614000},"page":"12-17","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Transparent lifetime built-in self-testing of networks-on-chip through the selective non-concurrent testing of their communication channels"],"prefix":"10.1145","author":[{"given":"Marco","family":"Balboni","sequence":"first","affiliation":[{"name":"MPSoC Research Group, ITALY"}]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[{"name":"MPSoC Research Group, ITALY"}]}],"member":"320","published-online":{"date-parts":[[2017,1,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133382.2133388"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228568"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.28"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2010.5544949"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2009.4"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2363358"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.38"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025119.1025669"},{"key":"e_1_3_2_1_9_1","unstructured":"Sun Microsystems. Online cpu diagnostics monitor version 2.0 user's guide {Available} http:\/\/www.sun.com\/hardware\/docs\/pdf\/819-3208-10.pdf.  Sun Microsystems. Online cpu diagnostics monitor version 2.0 user's guide {Available} http:\/\/www.sun.com\/hardware\/docs\/pdf\/819-3208-10.pdf."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000732"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2010.512016"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630119"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993844"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2011.5985922"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.62"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/384286.264141"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.910868"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.76"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370606"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.31"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485667"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.61"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2181509"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006718"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.12"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404161"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2482759.2482760"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509555"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391584"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616606.2617049"},{"key":"e_1_3_2_1_31_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE), 2015","author":"Balboni Marco","year":"2015","unstructured":"Marco Balboni , Jos\u00e9 Flich , and Davide Bertozzi . Synergistic Use of Multiple on-Chip Networks for Ultra-Low Latency and Scalable Distributed Routing Reconfiguration. In Design , Automation & Test in Europe Conference & Exhibition (DATE), 2015 . IEEE, 2015 . Marco Balboni, Jos\u00e9 Flich, and Davide Bertozzi. Synergistic Use of Multiple on-Chip Networks for Ultra-Low Latency and Scalable Distributed Routing Reconfiguration. In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015. IEEE, 2015."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.89"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2556857.2556859"},{"key":"e_1_3_2_1_34_1","volume-title":"Automation & Test in Europe","author":"Strano Alessandro","year":"2011","unstructured":"Alessandro Strano , C G\u00f3mez , Daniele Ludovici , Michele Favalli , Mar\u00eda Engracia G\u00f3mez, and Davide Bertozzi. Exploiting network-on-chip structural redundancy for a cooperative and scalable built-in self-test architecture. In 2011 Design , Automation & Test in Europe . IEEE , 2011 . Alessandro Strano, C G\u00f3mez, Daniele Ludovici, Michele Favalli, Mar\u00eda Engracia G\u00f3mez, and Davide Bertozzi. Exploiting network-on-chip structural redundancy for a cooperative and scalable built-in self-test architecture. In 2011 Design, Automation & Test in Europe. IEEE, 2011."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSoC.2013.6675258"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/1898953.1899038"}],"event":{"name":"AISTECS '17: 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems","acronym":"AISTECS '17","location":"Stockholm Sweden"},"container-title":["Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3073763.3073765","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3073763.3073765","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:50Z","timestamp":1750273490000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3073763.3073765"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1,25]]},"references-count":36,"alternative-id":["10.1145\/3073763.3073765","10.1145\/3073763"],"URL":"https:\/\/doi.org\/10.1145\/3073763.3073765","relation":{},"subject":[],"published":{"date-parts":[[2017,1,25]]},"assertion":[{"value":"2017-01-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}