{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,8]],"date-time":"2025-07-08T05:13:28Z","timestamp":1751951608737,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,1,25]],"date-time":"2017-01-25T00:00:00Z","timestamp":1485302400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,1,25]]},"DOI":"10.1145\/3073763.3073768","type":"proceedings-article","created":{"date-parts":[[2017,6,14]],"date-time":"2017-06-14T16:43:34Z","timestamp":1497458614000},"page":"27-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Secure communications in wireless network-on-chips"],"prefix":"10.1145","author":[{"given":"Fernando","family":"Pere\u00f1\u00edguez-Garc\u00eda","sequence":"first","affiliation":[{"name":"Universidad Cat\u00f3lica de Murcia (UCAM), Murcia, Spain"}]},{"given":"Jos\u00e9 L.","family":"Abell\u00e1n","sequence":"additional","affiliation":[{"name":"Universidad Cat\u00f3lica de Murcia (UCAM), Murcia, Spain"}]}],"member":"320","published-online":{"date-parts":[[2017,1,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872396"},{"key":"e_1_3_2_1_2_1","first-page":"237","volume-title":"2013 International Conference on","author":"Abell\u00e1n J. L.","year":"2013","unstructured":"J. L. Abell\u00e1n , A. Ros , J. Fern\u00e1ndez , and M. E. Acacio . Econo: Express coherence notifications for efficient cache coherency in many-core cmps. In Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIII) , 2013 International Conference on , pages 237 -- 244 . IEEE, 2013 . J. L. Abell\u00e1n, A. Ros, J. Fern\u00e1ndez, and M. E. Acacio. Econo: Express coherence notifications for efficient cache coherency in many-core cmps. In Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIII), 2013 International Conference on, pages 237--244. IEEE, 2013."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11235-015-0075-9"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.196"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2968455.2968510"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665680"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2015.2510199"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.64"},{"key":"e_1_3_2_1_13_1","unstructured":"Mellanox Technologies. Seventy two core processor soc with 8x 10gb ethernet ports pcie and networking offloads. http:\/\/www.mellanox.com\/related-docs\/prod_multi_core\/PB_TILE-Gx72.pdf 2016.  Mellanox Technologies. Seventy two core processor soc with 8x 10gb ethernet ports pcie and networking offloads. http:\/\/www.mellanox.com\/related-docs\/prod_multi_core\/PB_TILE-Gx72.pdf 2016."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/548089"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/2840819.2840843"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2016.88"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2015.10.007"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2786581"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477467"},{"key":"e_1_3_2_1_20_1","volume-title":"Principles and Practice","author":"Stallings W.","year":"2014","unstructured":"W. Stallings . Cryptography and Network Security : Principles and Practice . Prentice Hall Press , Upper Saddle River, NJ, USA, 6 th edition, 2014 . W. Stallings. Cryptography and Network Security: Principles and Practice. Prentice Hall Press, Upper Saddle River, NJ, USA, 6th edition, 2014.","edition":"6"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"}],"event":{"name":"AISTECS '17: 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems","acronym":"AISTECS '17","location":"Stockholm Sweden"},"container-title":["Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3073763.3073768","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3073763.3073768","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:50Z","timestamp":1750273490000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3073763.3073768"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1,25]]},"references-count":20,"alternative-id":["10.1145\/3073763.3073768","10.1145\/3073763"],"URL":"https:\/\/doi.org\/10.1145\/3073763.3073768","relation":{},"subject":[],"published":{"date-parts":[[2017,1,25]]},"assertion":[{"value":"2017-01-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}