{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:36Z","timestamp":1750308576133,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":0,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,1,25]],"date-time":"2017-01-25T00:00:00Z","timestamp":1485302400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,1,25]]},"DOI":"10.1145\/3073763.3073776","type":"proceedings-article","created":{"date-parts":[[2017,6,14]],"date-time":"2017-06-14T16:43:34Z","timestamp":1497458614000},"page":"6-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Software-defined board- and chip-level optical interconnects for multi-socket communication and disaggregated computing"],"prefix":"10.1145","author":[{"given":"N.","family":"Pleros","sequence":"first","affiliation":[{"name":"Aristotle University of Thessaloniki, Thessaloniki, Greece"}]},{"given":"N.","family":"Terzenidis","sequence":"additional","affiliation":[{"name":"Aristotle University of Thessaloniki, Thessaloniki, Greece"}]},{"given":"T.","family":"Alexoudi","sequence":"additional","affiliation":[{"name":"Aristotle University of Thessaloniki, Thessaloniki, Greece"}]},{"given":"K.","family":"Vyrsokinos","sequence":"additional","affiliation":[{"name":"Aristotle University of Thessaloniki, Thessaloniki, Greece"}]},{"given":"G. T.","family":"Kanellos","sequence":"additional","affiliation":[{"name":"Aristotle University of Thessaloniki, Thessaloniki, Greece"}]},{"given":"D.","family":"Syrivelis","sequence":"additional","affiliation":[{"name":"University of Thessaly, Volos, Greece"}]}],"member":"320","published-online":{"date-parts":[[2017,1,25]]},"event":{"name":"AISTECS '17: 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems","acronym":"AISTECS '17","location":"Stockholm Sweden"},"container-title":["Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3073763.3073776","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3073763.3073776","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:50Z","timestamp":1750273490000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3073763.3073776"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1,25]]},"references-count":0,"alternative-id":["10.1145\/3073763.3073776","10.1145\/3073763"],"URL":"https:\/\/doi.org\/10.1145\/3073763.3073776","relation":{},"subject":[],"published":{"date-parts":[[2017,1,25]]},"assertion":[{"value":"2017-01-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}