{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:51:28Z","timestamp":1774367488371,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":0,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,5]],"date-time":"2017-06-05T00:00:00Z","timestamp":1496620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["1212962, 1320531, 1409723"],"award-info":[{"award-number":["1212962, 1320531, 1409723"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"VMware"},{"name":"Google"},{"DOI":"10.13039\/100007065","name":"Nvidia","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007065","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"name":"The Intel Science and Technology Center for Cloud Computing, and the Semiconductor Research Corporation"},{"name":"Intel"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,6,5]]},"DOI":"10.1145\/3078505.3078533","type":"proceedings-article","created":{"date-parts":[[2017,6,7]],"date-time":"2017-06-07T08:47:29Z","timestamp":1496825249000},"page":"54-54","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":44,"title":["Design-Induced Latency Variation in Modern DRAM Chips"],"prefix":"10.1145","author":[{"given":"Donghyuk","family":"Lee","sequence":"first","affiliation":[{"name":"NVIDIA & Carnegie Mellon University, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samira","family":"Khan","sequence":"additional","affiliation":[{"name":"University of Virginia, Charlottesville, VA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lavanya","family":"Subramanian","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saugata","family":"Ghose","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rachata","family":"Ausavarungnirun","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gennady","family":"Pekhimenko","sequence":"additional","affiliation":[{"name":"Microsoft Research & Carnegie Mellon University, Redmond, WA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivek","family":"Seshadri","sequence":"additional","affiliation":[{"name":"Microsoft Research & Carnegie Mellon University, Redmond, WA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Zurich & Carnegie Mellon University, Zurich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,6,5]]},"event":{"name":"SIGMETRICS '17: ACM SIGMETRICS \/ International Conference on Measurement and Modeling of Computer Systems","location":"Urbana-Champaign Illinois USA","acronym":"SIGMETRICS '17","sponsor":["SIGMETRICS ACM Special Interest Group on Measurement and Evaluation"]},"container-title":["Proceedings of the 2017 ACM SIGMETRICS \/ International Conference on Measurement and Modeling of Computer Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3078505.3078533","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3078505.3078533","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3078505.3078533","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:03:14Z","timestamp":1750201394000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3078505.3078533"}},"subtitle":["Characterization, Analysis, and Latency Reduction Mechanisms"],"short-title":[],"issued":{"date-parts":[[2017,6,5]]},"references-count":0,"alternative-id":["10.1145\/3078505.3078533","10.1145\/3078505"],"URL":"https:\/\/doi.org\/10.1145\/3078505.3078533","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/3143314.3078533","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2017,6,5]]},"assertion":[{"value":"2017-06-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}